@@ -3967,17 +3967,17 @@ def NVPTX_fmaxnum_nsz : PatFrag<(ops node:$a, node:$b),
39673967 return N->getFlags().hasNoSignedZeros() || TM.Options.NoSignedZerosFPMath;
39683968}]>;
39693969
3970- class FMARELU <RegisterClass RC, string OpVecString , list<Predicate> Preds>
3970+ class NVPTXInst_rrr <RegisterClass RC, string Instruction , list<Predicate> Preds>
39713971 : NVPTXInst<(outs RC:$dst), (ins RC:$a, RC:$b, RC:$c),
3972- !strconcat(OpVecString , "\t$dst, $a, $b, $c;"), []>,
3972+ !strconcat(Instruction , "\t$dst, $a, $b, $c;"), []>,
39733973 Requires<Preds>;
39743974
3975- def FMARELU_F16 : FMARELU <Int16Regs, "fma.rn.relu.f16", [useFP16Math, hasPTX<70>, hasSM<80>]>;
3976- def FMARELU_F16_FTZ : FMARELU <Int16Regs, "fma.rn.ftz.relu.f16", [useFP16Math, hasPTX<70>, hasSM<80>]>;
3977- def FMARELU_BF16 : FMARELU <Int16Regs, "fma.rn.relu.bf16", [hasBF16Math, hasPTX<70>, hasSM<80>]>;
3978- def FMARELU_F16X2 : FMARELU <Int32Regs, "fma.rn.relu.f16x2", [useFP16Math, hasPTX<70>, hasSM<80>]>;
3979- def FMARELU_F16X2_FTZ : FMARELU <Int32Regs, "fma.rn.ftz.relu.f16x2", [useFP16Math, hasPTX<70>, hasSM<80>]>;
3980- def FMARELU_BF16X2 : FMARELU <Int32Regs, "fma.rn.relu.bf16x2", [hasBF16Math, hasPTX<70>, hasSM<80>]>;
3975+ def FMARELU_F16 : NVPTXInst_rrr <Int16Regs, "fma.rn.relu.f16", [useFP16Math, hasPTX<70>, hasSM<80>]>;
3976+ def FMARELU_F16_FTZ : NVPTXInst_rrr <Int16Regs, "fma.rn.ftz.relu.f16", [useFP16Math, hasPTX<70>, hasSM<80>]>;
3977+ def FMARELU_BF16 : NVPTXInst_rrr <Int16Regs, "fma.rn.relu.bf16", [hasBF16Math, hasPTX<70>, hasSM<80>]>;
3978+ def FMARELU_F16X2 : NVPTXInst_rrr <Int32Regs, "fma.rn.relu.f16x2", [useFP16Math, hasPTX<70>, hasSM<80>]>;
3979+ def FMARELU_F16X2_FTZ : NVPTXInst_rrr <Int32Regs, "fma.rn.ftz.relu.f16x2", [useFP16Math, hasPTX<70>, hasSM<80>]>;
3980+ def FMARELU_BF16X2 : NVPTXInst_rrr <Int32Regs, "fma.rn.relu.bf16x2", [hasBF16Math, hasPTX<70>, hasSM<80>]>;
39813981
39823982// FTZ
39833983def : Pat<(f16 (NVPTX_fmaxnum_nsz (NVPTX_fma_oneuse_and_nnan Int16Regs:$a, Int16Regs:$b, Int16Regs:$c), fpimm_any_zero)),
0 commit comments