We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 865c92b commit 0f0cf84Copy full SHA for 0f0cf84
llvm/utils/gn/secondary/llvm/lib/Target/AMDGPU/BUILD.gn
@@ -69,6 +69,12 @@ tablegen("AMDGPUGenRegisterBank") {
69
td_file = "AMDGPU.td"
70
}
71
72
+tablegen("AMDGPUGenSDNodeInfo") {
73
+ visibility = [ ":LLVMAMDGPUCodeGen" ]
74
+ args = [ "-gen-sd-node-info" ]
75
+ td_file = "AMDGPU.td"
76
+}
77
+
78
tablegen("InstCombineTables") {
79
visibility = [ ":LLVMAMDGPUCodeGen" ]
80
args = [ "-gen-searchable-tables" ]
@@ -103,6 +109,7 @@ static_library("LLVMAMDGPUCodeGen") {
103
109
":AMDGPUGenPreLegalizeGICombiner",
104
110
":AMDGPUGenRegBankGICombiner",
105
111
":AMDGPUGenRegisterBank",
112
+ ":AMDGPUGenSDNodeInfo",
106
113
":InstCombineTables",
107
114
":R600GenCallingConv",
108
115
":R600GenDAGISel",
0 commit comments