@@ -993,7 +993,7 @@ ARMDisassembler::AddThumbPredicate(MCInst &MI) const {
993993 CCI = MI.insert (CCI, MCOperand::createImm (CC));
994994 ++CCI;
995995 if (CC == ARMCC::AL)
996- MI.insert (CCI, MCOperand::createReg (0 ));
996+ MI.insert (CCI, MCOperand::createReg (ARM::NoRegister ));
997997 else
998998 MI.insert (CCI, MCOperand::createReg (ARM::CPSR));
999999 } else if (CC != ARMCC::AL) {
@@ -1060,7 +1060,7 @@ void ARMDisassembler::UpdateThumbVFPPredicate(
10601060 I->setImm (CC);
10611061 ++I;
10621062 if (CC == ARMCC::AL)
1063- I->setReg (0 );
1063+ I->setReg (ARM::NoRegister );
10641064 else
10651065 I->setReg (ARM::CPSR);
10661066 return ;
@@ -1648,7 +1648,7 @@ static DecodeStatus DecodePredicateOperand(MCInst &Inst, unsigned Val,
16481648 Check (S, MCDisassembler::SoftFail);
16491649 Inst.addOperand (MCOperand::createImm (Val));
16501650 if (Val == ARMCC::AL) {
1651- Inst.addOperand (MCOperand::createReg (0 ));
1651+ Inst.addOperand (MCOperand::createReg (ARM::NoRegister ));
16521652 } else
16531653 Inst.addOperand (MCOperand::createReg (ARM::CPSR));
16541654 return S;
@@ -1660,7 +1660,7 @@ static DecodeStatus DecodeCCOutOperand(MCInst &Inst, unsigned Val,
16601660 if (Val)
16611661 Inst.addOperand (MCOperand::createReg (ARM::CPSR));
16621662 else
1663- Inst.addOperand (MCOperand::createReg (0 ));
1663+ Inst.addOperand (MCOperand::createReg (ARM::NoRegister ));
16641664 return MCDisassembler::Success;
16651665}
16661666
0 commit comments