File tree Expand file tree Collapse file tree 8 files changed +25
-6
lines changed
llvm/utils/gn/secondary/llvm/lib/Target Expand file tree Collapse file tree 8 files changed +25
-6
lines changed Original file line number Diff line number Diff line change @@ -4,7 +4,8 @@ tablegen("AArch64GenDisassemblerTables") {
4
4
visibility = [ " :Disassembler" ]
5
5
args = [
6
6
" -gen-disassembler" ,
7
- " --large-decoder-table" ,
7
+ " -ignore-non-decodable-operands" ,
8
+ " -ignore-fully-defined-operands" ,
8
9
]
9
10
td_file = " ../AArch64.td"
10
11
}
Original file line number Diff line number Diff line change @@ -5,6 +5,8 @@ tablegen("AMDGPUGenDisassemblerTables") {
5
5
args = [
6
6
" -gen-disassembler" ,
7
7
" -specialize-decoders-per-bitwidth" ,
8
+ " -ignore-non-decodable-operands" ,
9
+ " -ignore-fully-defined-operands" ,
8
10
]
9
11
td_file = " ../AMDGPU.td"
10
12
}
Original file line number Diff line number Diff line change @@ -2,7 +2,10 @@ import("//llvm/utils/TableGen/tablegen.gni")
2
2
3
3
tablegen (" ARMGenDisassemblerTables" ) {
4
4
visibility = [ " :Disassembler" ]
5
- args = [ " -gen-disassembler" ]
5
+ args = [
6
+ " -gen-disassembler" ,
7
+ " -ignore-non-decodable-operands" ,
8
+ ]
6
9
td_file = " ../ARM.td"
7
10
}
8
11
Original file line number Diff line number Diff line change @@ -2,7 +2,10 @@ import("//llvm/utils/TableGen/tablegen.gni")
2
2
3
3
tablegen (" AVRGenDisassemblerTables" ) {
4
4
visibility = [ " :Disassembler" ]
5
- args = [ " -gen-disassembler" ]
5
+ args = [
6
+ " -gen-disassembler" ,
7
+ " -ignore-non-decodable-operands" ,
8
+ ]
6
9
td_file = " ../AVR.td"
7
10
}
8
11
Original file line number Diff line number Diff line change @@ -2,7 +2,10 @@ import("//llvm/utils/TableGen/tablegen.gni")
2
2
3
3
tablegen (" BPFGenDisassemblerTables" ) {
4
4
visibility = [ " :Disassembler" ]
5
- args = [ " -gen-disassembler" ]
5
+ args = [
6
+ " -gen-disassembler" ,
7
+ " -ignore-non-decodable-operands" ,
8
+ ]
6
9
td_file = " ../BPF.td"
7
10
}
8
11
Original file line number Diff line number Diff line change @@ -2,7 +2,10 @@ import("//llvm/utils/TableGen/tablegen.gni")
2
2
3
3
tablegen (" HexagonGenDisassemblerTables" ) {
4
4
visibility = [ " :Disassembler" ]
5
- args = [ " -gen-disassembler" ]
5
+ args = [
6
+ " -gen-disassembler" ,
7
+ " -ignore-non-decodable-operands" ,
8
+ ]
6
9
td_file = " ../Hexagon.td"
7
10
}
8
11
Original file line number Diff line number Diff line change @@ -2,7 +2,10 @@ import("//llvm/utils/TableGen/tablegen.gni")
2
2
3
3
tablegen (" MipsGenDisassemblerTables" ) {
4
4
visibility = [ " :Disassembler" ]
5
- args = [ " -gen-disassembler" ]
5
+ args = [
6
+ " -gen-disassembler" ,
7
+ " -ignore-non-decodable-operands" ,
8
+ ]
6
9
td_file = " ../Mips.td"
7
10
}
8
11
Original file line number Diff line number Diff line change @@ -5,6 +5,7 @@ tablegen("RISCVGenDisassemblerTables") {
5
5
args = [
6
6
" -gen-disassembler" ,
7
7
" -specialize-decoders-per-bitwidth" ,
8
+ " -ignore-non-decodable-operands" ,
8
9
]
9
10
td_file = " ../RISCV.td"
10
11
}
You can’t perform that action at this time.
0 commit comments