We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 80d430d commit 1216152Copy full SHA for 1216152
llvm/lib/Target/AMDGPU/SIDefines.h
@@ -197,7 +197,7 @@ enum ClassFlags : unsigned {
197
198
namespace AMDGPU {
199
enum OperandType : unsigned {
200
- /// Operands with register or 32-bit immediate
+ /// Operands with register, 32-bit, or 64-bit immediate
201
OPERAND_REG_IMM_INT32 = MCOI::OPERAND_FIRST_TARGET,
202
OPERAND_REG_IMM_INT64,
203
OPERAND_REG_IMM_INT16,
0 commit comments