@@ -187,20 +187,20 @@ cleanup2343.loopexit4: ; preds = %cleanup1491
187187; The test case has been generated by the AMD Fuzzing project and simplified
188188; manually and by llvm-reduce.
189189
190- define i32 @constant_phi_leads_to_self_reference (ptr %ptr ) {
190+ define i32 @constant_phi_leads_to_self_reference () {
191191; CHECK-LABEL: @constant_phi_leads_to_self_reference(
192- ; CHECK-NEXT: [[A10 :%.*]] = alloca i1, align 1
192+ ; CHECK-NEXT: [[A9 :%.*]] = alloca i1, align 1
193193; CHECK-NEXT: br label [[F6:%.*]]
194194; CHECK: T3:
195195; CHECK-NEXT: [[L6:%.*]] = phi i1 [ [[C4:%.*]], [[BB6:%.*]] ]
196196; CHECK-NEXT: br label [[BB5:%.*]]
197197; CHECK: BB5:
198- ; CHECK-NEXT: [[L10:%.*]] = load i1, ptr [[A10 ]], align 1
198+ ; CHECK-NEXT: [[L10:%.*]] = load i1, ptr [[A9 ]], align 1
199199; CHECK-NEXT: br i1 [[L10]], label [[BB6]], label [[F6]]
200200; CHECK: BB6:
201- ; CHECK-NEXT: [[LGV3:%.*]] = load i1, ptr [[A7:%.*]] , align 1
201+ ; CHECK-NEXT: [[LGV3:%.*]] = load i1, ptr null , align 1
202202; CHECK-NEXT: [[C4]] = icmp sle i1 [[L6]], true
203- ; CHECK-NEXT: store i1 [[C4]], ptr [[A7]] , align 1
203+ ; CHECK-NEXT: store i1 [[C4]], ptr null , align 1
204204; CHECK-NEXT: br i1 [[L6]], label [[F6]], label [[T3:%.*]]
205205; CHECK: F6:
206206; CHECK-NEXT: ret i32 0
@@ -217,17 +217,17 @@ F1: ; preds = %BB4
217217 br i1 false , label %T4 , label %T3
218218
219219T3: ; preds = %T4, %BB6, %F1
220- %L6 = load i1 , ptr %ptr , align 1
220+ %L6 = load i1 , ptr null , align 1
221221 br label %BB5
222222
223223BB5: ; preds = %F7, %T3
224224 %L10 = load i1 , ptr %A9 , align 1
225225 br i1 %L10 , label %BB6 , label %F6
226226
227227BB6: ; preds = %BB5
228- %LGV3 = load i1 , ptr %ptr , align 1
228+ %LGV3 = load i1 , ptr null , align 1
229229 %C4 = icmp sle i1 %L6 , true
230- store i1 %C4 , ptr %ptr , align 1
230+ store i1 %C4 , ptr null , align 1
231231 br i1 %L6 , label %F6 , label %T3
232232
233233T4: ; preds = %F1
0 commit comments