Skip to content

Commit 141e4b7

Browse files
committed
Reverting changes to the testcases
1 parent c4f11af commit 141e4b7

File tree

2 files changed

+2
-4
lines changed

2 files changed

+2
-4
lines changed

llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-memory-metadata.mir

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -30,7 +30,6 @@
3030
!0 = !{i24 0, i24 1048575}
3131
!1 = !{!"omnipotent char", !2}
3232
!2 = !{!"Simple C/C++ TBAA"}
33-
!3 = !{i32 0, i32 1048575}
3433
...
3534

3635
# Make sure range metadata is not preserved when widening loads, but
@@ -68,7 +67,7 @@ body: |
6867
; SI-NEXT: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[COPY]](p1) :: (load (s32), !tbaa !1, addrspace 1)
6968
; SI-NEXT: $vgpr0 = COPY [[LOAD]](s32)
7069
%0:_(p1) = COPY $vgpr0_vgpr1
71-
%1:_(s32) = G_LOAD %0 :: (load (s24), align 4, addrspace 1, !range !3, !tbaa !1)
70+
%1:_(s32) = G_LOAD %0 :: (load (s24), align 4, addrspace 1, !range !0, !tbaa !1)
7271
$vgpr0 = COPY %1
7372
7473
...

llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-split-scalar-load-metadata.mir

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -17,7 +17,6 @@
1717
!0 = !{i96 0, i96 9223372036854775808}
1818
!1 = !{!"omnipotent char", !2}
1919
!2 = !{!"Simple C/C++ TBAA"}
20-
!3 = !{i32 0, i32 4294967295}
2120
...
2221

2322
# Make sure range metadata is not preserved when widening loads, but
@@ -48,7 +47,7 @@ body: |
4847
; GFX12-NEXT: [[LOAD:%[0-9]+]]:sgpr(<3 x s32>) = G_LOAD [[COPY]](p4) :: (load (<3 x s32>), align 8
4948
; GFX12-NEXT: $sgpr0_sgpr1_sgpr2 = COPY [[LOAD]](<3 x s32>)
5049
%0:_(p4) = COPY $sgpr0_sgpr1
51-
%1:_(<3 x s32>) = G_LOAD %0 :: (load (<3 x s32>), align 8, addrspace 4, !range !3)
50+
%1:_(<3 x s32>) = G_LOAD %0 :: (load (<3 x s32>), align 8, addrspace 4, !range !0)
5251
$sgpr0_sgpr1_sgpr2 = COPY %1
5352
5453
...

0 commit comments

Comments
 (0)