Skip to content

Commit 1842e03

Browse files
committed
fixup! Remove the one-use condition
1 parent 2a33925 commit 1842e03

File tree

1 file changed

+3
-4
lines changed

1 file changed

+3
-4
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 3 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -21161,10 +21161,9 @@ SDValue RISCVTargetLowering::PerformDAGCombine(SDNode *N,
2116121161
// vector, we can use that vector as the passthru in a normal slideup of 1.
2116221162
// This saves us an extract_element instruction (i.e. vfmv.f.s, vmv.x.s).
2116321163
if (N->getOperand(0).isUndef() &&
21164-
sd_match(
21165-
N->getOperand(2),
21166-
m_OneUse(m_AnyOf(m_ExtractElt(m_Value(SrcVec), m_Zero()),
21167-
m_Node(RISCVISD::VMV_X_S, m_Value(SrcVec)))))) {
21164+
sd_match(N->getOperand(2),
21165+
m_AnyOf(m_ExtractElt(m_Value(SrcVec), m_Zero()),
21166+
m_Node(RISCVISD::VMV_X_S, m_Value(SrcVec))))) {
2116821167
MVT SrcVecVT = SrcVec.getSimpleValueType();
2116921168
// Adapt the value type of source vector.
2117021169
if (SrcVecVT.isFixedLengthVector()) {

0 commit comments

Comments
 (0)