@@ -123,7 +123,7 @@ static bool hasAllNBitUsers(const MachineInstr &OrigMI,
123
123
SmallSet<std::pair<const MachineInstr *, unsigned >, 4 > Visited;
124
124
SmallVector<std::pair<const MachineInstr *, unsigned >, 4 > Worklist;
125
125
126
- Worklist.push_back ( std::make_pair ( &OrigMI, OrigBits) );
126
+ Worklist.emplace_back ( &OrigMI, OrigBits);
127
127
128
128
while (!Worklist.empty ()) {
129
129
auto P = Worklist.pop_back_val ();
@@ -213,7 +213,7 @@ static bool hasAllNBitUsers(const MachineInstr &OrigMI,
213
213
// as an N-Bit user.
214
214
unsigned ShAmt = UserMI->getOperand (2 ).getImm ();
215
215
if (Bits > ShAmt) {
216
- Worklist.push_back ( std::make_pair ( UserMI, Bits - ShAmt) );
216
+ Worklist.emplace_back ( UserMI, Bits - ShAmt);
217
217
break ;
218
218
}
219
219
return false ;
@@ -225,29 +225,29 @@ static bool hasAllNBitUsers(const MachineInstr &OrigMI,
225
225
unsigned ShAmt = UserMI->getOperand (2 ).getImm ();
226
226
if (Bits >= (ST.getXLen () - ShAmt))
227
227
break ;
228
- Worklist.push_back ( std::make_pair ( UserMI, Bits + ShAmt) );
228
+ Worklist.emplace_back ( UserMI, Bits + ShAmt);
229
229
break ;
230
230
}
231
231
case RISCV::SLLIW: {
232
232
unsigned ShAmt = UserMI->getOperand (2 ).getImm ();
233
233
if (Bits >= 32 - ShAmt)
234
234
break ;
235
- Worklist.push_back ( std::make_pair ( UserMI, Bits + ShAmt) );
235
+ Worklist.emplace_back ( UserMI, Bits + ShAmt);
236
236
break ;
237
237
}
238
238
239
239
case RISCV::ANDI: {
240
240
uint64_t Imm = UserMI->getOperand (2 ).getImm ();
241
241
if (Bits >= (unsigned )llvm::bit_width (Imm))
242
242
break ;
243
- Worklist.push_back ( std::make_pair ( UserMI, Bits) );
243
+ Worklist.emplace_back ( UserMI, Bits);
244
244
break ;
245
245
}
246
246
case RISCV::ORI: {
247
247
uint64_t Imm = UserMI->getOperand (2 ).getImm ();
248
248
if (Bits >= (unsigned )llvm::bit_width<uint64_t >(~Imm))
249
249
break ;
250
- Worklist.push_back ( std::make_pair ( UserMI, Bits) );
250
+ Worklist.emplace_back ( UserMI, Bits);
251
251
break ;
252
252
}
253
253
@@ -261,7 +261,7 @@ static bool hasAllNBitUsers(const MachineInstr &OrigMI,
261
261
break ;
262
262
return false ;
263
263
}
264
- Worklist.push_back ( std::make_pair ( UserMI, Bits) );
264
+ Worklist.emplace_back ( UserMI, Bits);
265
265
break ;
266
266
267
267
case RISCV::SRA:
@@ -280,7 +280,7 @@ static bool hasAllNBitUsers(const MachineInstr &OrigMI,
280
280
// Operand 1 is implicitly zero extended.
281
281
if (OpIdx == 1 && Bits >= 32 )
282
282
break ;
283
- Worklist.push_back ( std::make_pair ( UserMI, Bits) );
283
+ Worklist.emplace_back ( UserMI, Bits);
284
284
break ;
285
285
286
286
case RISCV::BEXTI:
@@ -328,13 +328,13 @@ static bool hasAllNBitUsers(const MachineInstr &OrigMI,
328
328
case RISCV::BSETI:
329
329
case RISCV::BCLRI:
330
330
case RISCV::BINVI:
331
- Worklist.push_back ( std::make_pair ( UserMI, Bits) );
331
+ Worklist.emplace_back ( UserMI, Bits);
332
332
break ;
333
333
334
334
case RISCV::BREV8:
335
335
case RISCV::ORC_B:
336
336
// BREV8 and ORC_B work on bytes. Round Bits down to the nearest byte.
337
- Worklist.push_back ( std::make_pair ( UserMI, alignDown (Bits, 8 ) ));
337
+ Worklist.emplace_back ( UserMI, alignDown (Bits, 8 ));
338
338
break ;
339
339
340
340
case RISCV::PseudoCCMOVGPR:
@@ -344,7 +344,7 @@ static bool hasAllNBitUsers(const MachineInstr &OrigMI,
344
344
// of operand 4 and 5 is used.
345
345
if (OpIdx != 4 && OpIdx != 5 )
346
346
return false ;
347
- Worklist.push_back ( std::make_pair ( UserMI, Bits) );
347
+ Worklist.emplace_back ( UserMI, Bits);
348
348
break ;
349
349
350
350
case RISCV::CZERO_EQZ:
@@ -353,7 +353,7 @@ static bool hasAllNBitUsers(const MachineInstr &OrigMI,
353
353
case RISCV::VT_MASKCN:
354
354
if (OpIdx != 1 )
355
355
return false ;
356
- Worklist.push_back ( std::make_pair ( UserMI, Bits) );
356
+ Worklist.emplace_back ( UserMI, Bits);
357
357
break ;
358
358
}
359
359
}
0 commit comments