Skip to content

Commit 1c6e7dc

Browse files
committed
Use ashr and getShiftAmountConstant
1 parent 8121a10 commit 1c6e7dc

File tree

1 file changed

+6
-6
lines changed

1 file changed

+6
-6
lines changed

llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -28965,10 +28965,10 @@ SDValue DAGCombiner::SimplifySelectCC(const SDLoc &DL, SDValue N0, SDValue N1,
2896528965
((N1C->isAllOnes() && CC == ISD::SETGT) ||
2896628966
(N1C->isZero() && CC == ISD::SETLT)) &&
2896728967
!TLI.shouldAvoidTransformToShift(VT, CmpOpVT.getScalarSizeInBits() - 1)) {
28968-
SDValue ASR = DAG.getNode(
28968+
SDValue ASHR = DAG.getNode(
2896928969
ISD::SRA, DL, CmpOpVT, N0,
28970-
DAG.getConstant(CmpOpVT.getScalarSizeInBits() - 1, DL, CmpOpVT));
28971-
return DAG.getNode(ISD::XOR, DL, VT, DAG.getSExtOrTrunc(ASR, DL, VT),
28970+
DAG.getShiftAmountConstant(CmpOpVT.getScalarSizeInBits() - 1, CmpOpVT, DL));
28971+
return DAG.getNode(ISD::XOR, DL, VT, DAG.getSExtOrTrunc(ASHR, DL, VT),
2897228972
DAG.getSExtOrTrunc(CC == ISD::SETLT ? N3 : N2, DL, VT));
2897328973
}
2897428974

@@ -28978,10 +28978,10 @@ SDValue DAGCombiner::SimplifySelectCC(const SDLoc &DL, SDValue N0, SDValue N1,
2897828978
N2C->isOne() && N3C->isAllOnes() &&
2897928979
!TLI.shouldAvoidTransformToShift(CmpOpVT,
2898028980
CmpOpVT.getScalarSizeInBits() - 1)) {
28981-
SDValue ASR = DAG.getNode(
28981+
SDValue ASHR = DAG.getNode(
2898228982
ISD::SRA, DL, CmpOpVT, N0,
28983-
DAG.getConstant(CmpOpVT.getScalarSizeInBits() - 1, DL, CmpOpVT));
28984-
return DAG.getNode(ISD::OR, DL, VT, DAG.getSExtOrTrunc(ASR, DL, VT),
28983+
DAG.getShiftAmountConstant(CmpOpVT.getScalarSizeInBits() - 1, CmpOpVT, DL));
28984+
return DAG.getNode(ISD::OR, DL, VT, DAG.getSExtOrTrunc(ASHR, DL, VT),
2898528985
DAG.getConstant(1, DL, VT));
2898628986
}
2898728987

0 commit comments

Comments
 (0)