We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent d906a97 commit 1fadb4eCopy full SHA for 1fadb4e
llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp
@@ -412,7 +412,7 @@ bool AMDGPURegBankCombinerImpl::lowerUniformBFX(MachineInstr &MI) const {
412
const LLT S32 = LLT::scalar(32);
413
LLT Ty = MRI.getType(DstReg);
414
415
- const unsigned Opc = (Ty == S32)
+ const unsigned Opc = Ty == S32
416
? (Signed ? AMDGPU::S_BFE_I32 : AMDGPU::S_BFE_U32)
417
: (Signed ? AMDGPU::S_BFE_I64 : AMDGPU::S_BFE_U64);
418
0 commit comments