We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 97dcea3 commit 20c9378Copy full SHA for 20c9378
llvm/test/CodeGen/LoongArch/ir-instruction/sdiv-udiv-srem-urem-div32.ll
@@ -2,6 +2,8 @@
2
; RUN: llc --mtriple=loongarch64 -mattr=+d,-div32 < %s | FileCheck %s --check-prefix=LA64
3
; RUN: llc --mtriple=loongarch64 -mattr=+d,+div32 < %s | FileCheck %s --check-prefix=LA64-DIV32
4
5
+; TODO: Use div.w/mod.w for sdiv/srem i32
6
+
7
define i32 @divw(i64 %a, i64 %b) {
8
; LA64-LABEL: divw:
9
; LA64: # %bb.0:
0 commit comments