@@ -959,5 +959,34 @@ TARGET_BUILTIN(__builtin_amdgcn_image_sample_3d_v4f16_f32, "V4hifffV8iV4ibii", "
959
959
TARGET_BUILTIN(__builtin_amdgcn_image_sample_cube_v4f32_f32, " V4fifffV8iV4ibii" , " nc" , " image-insts" )
960
960
TARGET_BUILTIN(__builtin_amdgcn_image_sample_cube_v4f16_f32, " V4hifffV8iV4ibii" , " nc" , " image-insts" )
961
961
962
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_1d_v4f32_i32, " vV4fiiV8iii" , " nc" , " " )
963
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_1d_v4f16_i32, " vV4hiiV8iii" , " nc" , " " )
964
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_1darray_v4f32_i32, " vV4fiiiV8iii" , " nc" , " " )
965
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_1darray_v4f16_i32, " vV4hiiiV8iii" , " nc" , " " )
966
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_2d_f32_i32, " vfiiiV8iii" , " nc" , " " )
967
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_2d_v4f32_i32, " vV4fiiiV8iii" , " nc" , " " )
968
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_2d_v4f16_i32, " vV4hiiiV8iii" , " nc" , " " )
969
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_2darray_f32_i32, " vfiiiiV8iii" , " nc" , " " )
970
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_2darray_v4f32_i32, " vV4fiiiiV8iii" , " nc" , " " )
971
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_2darray_v4f16_i32, " vV4hiiiiV8iii" , " nc" , " " )
972
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_3d_v4f32_i32, " vV4fiiiiV8iii" , " nc" , " " )
973
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_3d_v4f16_i32, " vV4hiiiiV8iii" , " nc" , " " )
974
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_cube_v4f32_i32, " vV4fiiiiV8iii" , " nc" , " " )
975
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_cube_v4f16_i32, " vV4hiiiiV8iii" , " nc" , " " )
976
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_1d_v4f32_i32, " vV4fiiiV8iii" , " nc" , " " )
977
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_1d_v4f16_i32, " vV4hiiiV8iii" , " nc" , " " )
978
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_1darray_v4f32_i32, " vV4fiiiiV8iii" , " nc" , " " )
979
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_1darray_v4f16_i32, " vV4hiiiiV8iii" , " nc" , " " )
980
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_2d_f32_i32, " vfiiiiV8iii" , " nc" , " " )
981
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_2d_v4f32_i32, " vV4fiiiiV8iii" , " nc" , " " )
982
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_2d_v4f16_i32, " vV4hiiiiV8iii" , " nc" , " " )
983
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_2darray_f32_i32, " vfiiiiiV8iii" , " nc" , " " )
984
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_2darray_v4f32_i32, " vV4fiiiiiV8iii" , " nc" , " " )
985
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_2darray_v4f16_i32, " vV4hiiiiiV8iii" , " nc" , " " )
986
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_3d_v4f32_i32, " vV4fiiiiiV8iii" , " nc" , " " )
987
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_3d_v4f16_i32, " vV4hiiiiiV8iii" , " nc" , " " )
988
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_cube_v4f32_i32, " vV4fiiiiiV8iii" , " nc" , " " )
989
+ TARGET_BUILTIN(__builtin_amdgcn_image_store_mip_cube_v4f16_i32, " vV4hiiiiiV8iii" , " nc" , " " )
990
+
962
991
#undef BUILTIN
963
992
#undef TARGET_BUILTIN
0 commit comments