|
| 1 | +; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 6 |
1 | 2 | ; RUN: llc < %s -mtriple=aarch64 -mattr=+neon | FileCheck %s |
| 3 | +; RUN: llc < %s -mtriple=aarch64 -mattr=+neon -global-isel -global-isel-abort=2 2>&1 | FileCheck %s --check-prefixes=CHECK,CHECK-GI |
| 4 | + |
| 5 | +; CHECK-GI: warning: Instruction selection used fallback path for testmswl |
| 6 | +; CHECK-GI-NEXT: warning: Instruction selection used fallback path for testmsll |
2 | 7 |
|
3 | | -; CHECK-LABEL: testmsws: |
4 | | -; CHECK: fcvtas x0, s0 |
5 | | -; CHECK: ret |
6 | 8 | define i32 @testmsws(float %x) { |
| 9 | +; CHECK-LABEL: testmsws: |
| 10 | +; CHECK: // %bb.0: // %entry |
| 11 | +; CHECK-NEXT: fcvtas x0, s0 |
| 12 | +; CHECK-NEXT: // kill: def $w0 killed $w0 killed $x0 |
| 13 | +; CHECK-NEXT: ret |
7 | 14 | entry: |
8 | | - %0 = tail call i64 @llvm.llround.f32(float %x) |
| 15 | + %0 = tail call i64 @llvm.llround.i64.f32(float %x) |
9 | 16 | %conv = trunc i64 %0 to i32 |
10 | 17 | ret i32 %conv |
11 | 18 | } |
12 | 19 |
|
13 | | -; CHECK-LABEL: testmsxs: |
14 | | -; CHECK: fcvtas x0, s0 |
15 | | -; CHECK-NEXT: ret |
16 | 20 | define i64 @testmsxs(float %x) { |
| 21 | +; CHECK-LABEL: testmsxs: |
| 22 | +; CHECK: // %bb.0: // %entry |
| 23 | +; CHECK-NEXT: fcvtas x0, s0 |
| 24 | +; CHECK-NEXT: ret |
17 | 25 | entry: |
18 | | - %0 = tail call i64 @llvm.llround.f32(float %x) |
| 26 | + %0 = tail call i64 @llvm.llround.i64.f32(float %x) |
19 | 27 | ret i64 %0 |
20 | 28 | } |
21 | 29 |
|
22 | | -; CHECK-LABEL: testmswd: |
23 | | -; CHECK: fcvtas x0, d0 |
24 | | -; CHECK: ret |
25 | 30 | define i32 @testmswd(double %x) { |
| 31 | +; CHECK-LABEL: testmswd: |
| 32 | +; CHECK: // %bb.0: // %entry |
| 33 | +; CHECK-NEXT: fcvtas x0, d0 |
| 34 | +; CHECK-NEXT: // kill: def $w0 killed $w0 killed $x0 |
| 35 | +; CHECK-NEXT: ret |
26 | 36 | entry: |
27 | | - %0 = tail call i64 @llvm.llround.f64(double %x) |
| 37 | + %0 = tail call i64 @llvm.llround.i64.f64(double %x) |
28 | 38 | %conv = trunc i64 %0 to i32 |
29 | 39 | ret i32 %conv |
30 | 40 | } |
31 | 41 |
|
32 | | -; CHECK-LABEL: testmsxd: |
33 | | -; CHECK: fcvtas x0, d0 |
34 | | -; CHECK-NEXT: ret |
35 | 42 | define i64 @testmsxd(double %x) { |
| 43 | +; CHECK-LABEL: testmsxd: |
| 44 | +; CHECK: // %bb.0: // %entry |
| 45 | +; CHECK-NEXT: fcvtas x0, d0 |
| 46 | +; CHECK-NEXT: ret |
36 | 47 | entry: |
37 | | - %0 = tail call i64 @llvm.llround.f64(double %x) |
| 48 | + %0 = tail call i64 @llvm.llround.i64.f64(double %x) |
38 | 49 | ret i64 %0 |
39 | 50 | } |
40 | 51 |
|
41 | | -; CHECK-LABEL: testmswl: |
42 | | -; CHECK: bl llroundl |
43 | 52 | define i32 @testmswl(fp128 %x) { |
| 53 | +; CHECK-LABEL: testmswl: |
| 54 | +; CHECK: // %bb.0: // %entry |
| 55 | +; CHECK-NEXT: str x30, [sp, #-16]! // 8-byte Folded Spill |
| 56 | +; CHECK-NEXT: .cfi_def_cfa_offset 16 |
| 57 | +; CHECK-NEXT: .cfi_offset w30, -16 |
| 58 | +; CHECK-NEXT: bl llroundl |
| 59 | +; CHECK-NEXT: // kill: def $w0 killed $w0 killed $x0 |
| 60 | +; CHECK-NEXT: ldr x30, [sp], #16 // 8-byte Folded Reload |
| 61 | +; CHECK-NEXT: ret |
44 | 62 | entry: |
45 | | - %0 = tail call i64 @llvm.llround.f128(fp128 %x) |
| 63 | + %0 = tail call i64 @llvm.llround.i64.f128(fp128 %x) |
46 | 64 | %conv = trunc i64 %0 to i32 |
47 | 65 | ret i32 %conv |
48 | 66 | } |
49 | 67 |
|
50 | | -; CHECK-LABEL: testmsll: |
51 | | -; CHECK: b llroundl |
52 | 68 | define i64 @testmsll(fp128 %x) { |
| 69 | +; CHECK-LABEL: testmsll: |
| 70 | +; CHECK: // %bb.0: // %entry |
| 71 | +; CHECK-NEXT: b llroundl |
53 | 72 | entry: |
54 | | - %0 = tail call i64 @llvm.llround.f128(fp128 %x) |
| 73 | + %0 = tail call i64 @llvm.llround.i64.f128(fp128 %x) |
55 | 74 | ret i64 %0 |
56 | 75 | } |
57 | | - |
58 | | -declare i64 @llvm.llround.f32(float) nounwind readnone |
59 | | -declare i64 @llvm.llround.f64(double) nounwind readnone |
60 | | -declare i64 @llvm.llround.f128(fp128) nounwind readnone |
|
0 commit comments