Skip to content

Commit 21fa4b7

Browse files
committed
AMDGPU: Fix true16 d16 entry table for DS pseudos
This should be trying to use the _gfx9 variants of DS pseudos, not the base form with m0 uses.
1 parent 1e786fb commit 21fa4b7

File tree

1 file changed

+3
-2
lines changed

1 file changed

+3
-2
lines changed

llvm/lib/Target/AMDGPU/DSInstructions.td

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -127,11 +127,12 @@ multiclass DS_1A1D_NORET_mc<string opName, RegisterClass rc = VGPR_32> {
127127
}
128128
}
129129

130-
multiclass DS_1A1D_NORET_t16<string opName, RegisterClass rc = VGPR_32>
130+
multiclass DS_1A1D_NORET_t16<string opName, RegisterClass rc = VGPR_32>
131131
: DS_1A1D_NORET_mc<opName, rc> {
132132
let has_m0_read = 0 in {
133133
let True16Predicate = UseRealTrue16Insts in {
134-
def "_t16" : DS_1A1D_NORET<opName#"_t16", VGPR_16>, True16D16Table<NAME#"_D16_HI", NAME>;
134+
def "_t16" : DS_1A1D_NORET<opName#"_t16", VGPR_16>,
135+
True16D16Table<NAME#"_D16_HI", NAME#"_gfx9">;
135136
}
136137
}
137138
}

0 commit comments

Comments
 (0)