Skip to content

Commit 22d4fb9

Browse files
committed
remove -riscv-v-vector-bits-min=128
1 parent 1e2f544 commit 22d4fb9

File tree

2 files changed

+4
-6
lines changed

2 files changed

+4
-6
lines changed

llvm/test/Transforms/LoopVectorize/RISCV/riscv-vector-reverse.ll

Lines changed: 3 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -5,16 +5,14 @@
55
;; for (int i = N-1; i >= 0; --i)
66
;; a[i] = b[i] + 1.0;
77

8-
; RUN: opt -passes=loop-vectorize -mtriple=riscv64 -mattr=+v \
9-
; RUN: -riscv-v-vector-bits-min=128 -S < %s \
8+
; RUN: opt -passes=loop-vectorize -mtriple=riscv64 -mattr=+v -S < %s \
109
; RUN: | FileCheck --check-prefix=RV64 %s
1110

12-
; RUN: opt -passes=loop-vectorize -mtriple=riscv32 -mattr=+v \
13-
; RUN: -riscv-v-vector-bits-min=128 -S < %s \
11+
; RUN: opt -passes=loop-vectorize -mtriple=riscv32 -mattr=+v -S < %s \
1412
; RUN: | FileCheck --check-prefix=RV32 %s
1513

1614
; RUN: opt -passes=loop-vectorize -mtriple=riscv64 -mattr=+v \
17-
; RUN: -riscv-v-vector-bits-min=128 -force-vector-interleave=2 -S < %s \
15+
; RUN: -force-vector-interleave=2 -S < %s \
1816
; RUN: | FileCheck --check-prefix=RV64-UF2 %s
1917

2018
define void @vector_reverse_i32(ptr noalias %A, ptr noalias %B) {

llvm/test/Transforms/LoopVectorize/RISCV/vplan-riscv-vector-reverse.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,7 +7,7 @@
77
; REQUIRES: asserts
88
; RUN: opt -passes=loop-vectorize -mtriple=riscv64 -mattr=+v \
99
; RUN: -debug-only=loop-vectorize -scalable-vectorization=on \
10-
; RUN: -riscv-v-vector-bits-min=128 -disable-output < %s 2>&1 | FileCheck %s
10+
; RUN: -disable-output < %s 2>&1 | FileCheck %s
1111

1212
define void @vector_reverse_i64(ptr nocapture noundef writeonly %A, ptr nocapture noundef readonly %B, i32 noundef signext %n) {
1313
; CHECK: VPlan 'Initial VPlan for VF={vscale x 1,vscale x 2,vscale x 4},UF>=1' {

0 commit comments

Comments
 (0)