Skip to content

Commit 25cee06

Browse files
committed
Add braces around if
1 parent 7ea47e5 commit 25cee06

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -7381,9 +7381,9 @@ bool AArch64DAGToDAGISel::SelectAddrModeIndexedSVE(SDNode *Root, SDValue N,
73817381

73827382
SDValue VScale = N.getOperand(1);
73837383
int64_t MulImm = std::numeric_limits<int64_t>::max();
7384-
if (VScale.getOpcode() == ISD::VSCALE)
7384+
if (VScale.getOpcode() == ISD::VSCALE) {
73857385
MulImm = cast<ConstantSDNode>(VScale.getOperand(0))->getSExtValue();
7386-
else if (auto C = dyn_cast<ConstantSDNode>(VScale)) {
7386+
} else if (auto C = dyn_cast<ConstantSDNode>(VScale)) {
73877387
int64_t ByteOffset = C->getSExtValue();
73887388
constexpr auto SVEBitsPerBlock = AArch64::SVEBitsPerBlock;
73897389
auto MinVScale = Subtarget->getMinSVEVectorSizeInBits() / SVEBitsPerBlock;

0 commit comments

Comments
 (0)