@@ -1807,7 +1807,8 @@ class AMDGPUAsmParser : public MCTargetAsmParser {
1807
1807
const OperandVector &Operands) const ;
1808
1808
SMLoc getInstLoc (const OperandVector &Operands) const ;
1809
1809
1810
- bool validateInstruction (const MCInst &Inst, const SMLoc &IDLoc, const OperandVector &Operands);
1810
+ bool validateInstruction (const MCInst &Inst, SMLoc IDLoc,
1811
+ const OperandVector &Operands);
1811
1812
bool validateOffset (const MCInst &Inst, const OperandVector &Operands);
1812
1813
bool validateFlatOffset (const MCInst &Inst, const OperandVector &Operands);
1813
1814
bool validateSMEMOffset (const MCInst &Inst, const OperandVector &Operands);
@@ -1824,8 +1825,8 @@ class AMDGPUAsmParser : public MCTargetAsmParser {
1824
1825
bool validateMIMGAtomicDMask (const MCInst &Inst);
1825
1826
bool validateMIMGGatherDMask (const MCInst &Inst);
1826
1827
bool validateMovrels (const MCInst &Inst, const OperandVector &Operands);
1827
- bool validateMIMGDataSize (const MCInst &Inst, const SMLoc & IDLoc);
1828
- bool validateMIMGAddrSize (const MCInst &Inst, const SMLoc & IDLoc);
1828
+ bool validateMIMGDataSize (const MCInst &Inst, SMLoc IDLoc);
1829
+ bool validateMIMGAddrSize (const MCInst &Inst, SMLoc IDLoc);
1829
1830
bool validateMIMGD16 (const MCInst &Inst);
1830
1831
bool validateMIMGDim (const MCInst &Inst, const OperandVector &Operands);
1831
1832
bool validateTensorR128 (const MCInst &Inst);
@@ -1847,7 +1848,7 @@ class AMDGPUAsmParser : public MCTargetAsmParser {
1847
1848
bool validateDivScale (const MCInst &Inst);
1848
1849
bool validateWaitCnt (const MCInst &Inst, const OperandVector &Operands);
1849
1850
bool validateCoherencyBits (const MCInst &Inst, const OperandVector &Operands,
1850
- const SMLoc & IDLoc);
1851
+ SMLoc IDLoc);
1851
1852
bool validateTHAndScopeBits (const MCInst &Inst, const OperandVector &Operands,
1852
1853
const unsigned CPol);
1853
1854
bool validateTFE (const MCInst &Inst, const OperandVector &Operands);
@@ -1864,7 +1865,7 @@ class AMDGPUAsmParser : public MCTargetAsmParser {
1864
1865
bool isSupportedMnemo (StringRef Mnemo,
1865
1866
const FeatureBitset &FBS,
1866
1867
ArrayRef<unsigned > Variants);
1867
- bool checkUnsupportedInstruction (StringRef Name, const SMLoc & IDLoc);
1868
+ bool checkUnsupportedInstruction (StringRef Name, SMLoc IDLoc);
1868
1869
1869
1870
bool isId (const StringRef Id) const ;
1870
1871
bool isId (const AsmToken &Token, const StringRef Id) const ;
@@ -4087,8 +4088,7 @@ bool AMDGPUAsmParser::validateIntClampSupported(const MCInst &Inst) {
4087
4088
constexpr uint64_t MIMGFlags =
4088
4089
SIInstrFlags::MIMG | SIInstrFlags::VIMAGE | SIInstrFlags::VSAMPLE;
4089
4090
4090
- bool AMDGPUAsmParser::validateMIMGDataSize (const MCInst &Inst,
4091
- const SMLoc &IDLoc) {
4091
+ bool AMDGPUAsmParser::validateMIMGDataSize (const MCInst &Inst, SMLoc IDLoc) {
4092
4092
4093
4093
const unsigned Opc = Inst.getOpcode ();
4094
4094
const MCInstrDesc &Desc = MII.get (Opc);
@@ -4135,8 +4135,7 @@ bool AMDGPUAsmParser::validateMIMGDataSize(const MCInst &Inst,
4135
4135
return false ;
4136
4136
}
4137
4137
4138
- bool AMDGPUAsmParser::validateMIMGAddrSize (const MCInst &Inst,
4139
- const SMLoc &IDLoc) {
4138
+ bool AMDGPUAsmParser::validateMIMGAddrSize (const MCInst &Inst, SMLoc IDLoc) {
4140
4139
const unsigned Opc = Inst.getOpcode ();
4141
4140
const MCInstrDesc &Desc = MII.get (Opc);
4142
4141
@@ -5344,7 +5343,7 @@ bool AMDGPUAsmParser::validateGWS(const MCInst &Inst,
5344
5343
5345
5344
bool AMDGPUAsmParser::validateCoherencyBits (const MCInst &Inst,
5346
5345
const OperandVector &Operands,
5347
- const SMLoc & IDLoc) {
5346
+ SMLoc IDLoc) {
5348
5347
int CPolPos = AMDGPU::getNamedOperandIdx (Inst.getOpcode (),
5349
5348
AMDGPU::OpName::cpol);
5350
5349
if (CPolPos == -1 )
@@ -5541,8 +5540,7 @@ bool AMDGPUAsmParser::validateWMMA(const MCInst &Inst,
5541
5540
validateFmt (AMDGPU::OpName::matrix_b_fmt, AMDGPU::OpName::src1);
5542
5541
}
5543
5542
5544
- bool AMDGPUAsmParser::validateInstruction (const MCInst &Inst,
5545
- const SMLoc &IDLoc,
5543
+ bool AMDGPUAsmParser::validateInstruction (const MCInst &Inst, SMLoc IDLoc,
5546
5544
const OperandVector &Operands) {
5547
5545
if (!validateLdsDirect (Inst, Operands))
5548
5546
return false ;
@@ -5704,7 +5702,7 @@ bool AMDGPUAsmParser::isSupportedMnemo(StringRef Mnemo,
5704
5702
}
5705
5703
5706
5704
bool AMDGPUAsmParser::checkUnsupportedInstruction (StringRef Mnemo,
5707
- const SMLoc & IDLoc) {
5705
+ SMLoc IDLoc) {
5708
5706
FeatureBitset FBS = ComputeAvailableFeatures (getFeatureBits ());
5709
5707
5710
5708
// Check if requested instruction variant is supported.
0 commit comments