Skip to content

Commit 2f83efb

Browse files
committed
fixup! reuse IndexReg.
1 parent faac67b commit 2f83efb

File tree

1 file changed

+2
-3
lines changed

1 file changed

+2
-3
lines changed

llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp

Lines changed: 2 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -330,14 +330,13 @@ bool RISCVLegalizerInfo::legalizeBRJT(MachineInstr &MI,
330330
Register IndexReg = MI.getOperand(2).getReg();
331331
LLT IndexTy = MRI.getType(IndexReg);
332332

333-
MachineInstrBuilder Index;
334333
if (isPowerOf2_32(EntrySize)) {
335334
auto ShiftAmt = MIRBuilder.buildConstant(IndexTy, Log2_32(EntrySize));
336-
Index = MIRBuilder.buildShl(IndexTy, IndexReg, ShiftAmt);
335+
IndexReg = MIRBuilder.buildShl(IndexTy, IndexReg, ShiftAmt).getReg(0);
337336
} else
338337
return false;
339338

340-
auto Addr = MIRBuilder.buildPtrAdd(PtrTy, PtrReg, Index);
339+
auto Addr = MIRBuilder.buildPtrAdd(PtrTy, PtrReg, IndexReg);
341340

342341
MachineMemOperand *MMO = MF.getMachineMemOperand(
343342
MachinePointerInfo::getJumpTable(MF), MachineMemOperand::MOLoad,

0 commit comments

Comments
 (0)