Skip to content

Commit 30a4fe2

Browse files
committed
Merge remote-tracking branch 'origin/main' into vplan-materialize-constant-vector-tc
2 parents c49b0d6 + feb61f5 commit 30a4fe2

File tree

179 files changed

+4035
-1074
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

179 files changed

+4035
-1074
lines changed

.github/workflows/hlsl-test-all.yaml

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -43,13 +43,13 @@ jobs:
4343
- name: Checkout OffloadTest
4444
uses: actions/checkout@b4ffde65f46336ab88eb53be808477a3936bae11 # v4.1.1
4545
with:
46-
repository: llvm-beanz/offload-test-suite
46+
repository: llvm/offload-test-suite
4747
ref: main
4848
path: OffloadTest
4949
- name: Checkout Golden Images
5050
uses: actions/checkout@b4ffde65f46336ab88eb53be808477a3936bae11 # v4.1.1
5151
with:
52-
repository: llvm-beanz/offload-golden-images
52+
repository: llvm/offload-golden-images
5353
ref: main
5454
path: golden-images
5555
- name: Setup Windows

bolt/include/bolt/Core/MCPlusBuilder.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1393,7 +1393,7 @@ class MCPlusBuilder {
13931393
return getTargetSymbol(BinaryExpr->getLHS());
13941394

13951395
auto *SymbolRefExpr = dyn_cast<const MCSymbolRefExpr>(Expr);
1396-
if (SymbolRefExpr && SymbolRefExpr->getKind() == MCSymbolRefExpr::VK_None)
1396+
if (SymbolRefExpr && SymbolRefExpr->getSpecifier() == 0)
13971397
return &SymbolRefExpr->getSymbol();
13981398

13991399
return nullptr;

bolt/lib/Core/BinaryFunction.cpp

Lines changed: 1 addition & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -3328,10 +3328,7 @@ void BinaryFunction::duplicateConstantIslands() {
33283328

33293329
// Update instruction reference
33303330
Operand = MCOperand::createExpr(BC.MIB->getTargetExprFor(
3331-
Inst,
3332-
MCSymbolRefExpr::create(ColdSymbol, MCSymbolRefExpr::VK_None,
3333-
*BC.Ctx),
3334-
*BC.Ctx, 0));
3331+
Inst, MCSymbolRefExpr::create(ColdSymbol, *BC.Ctx), *BC.Ctx, 0));
33353332
++OpNum;
33363333
}
33373334
}

bolt/lib/Passes/Instrumentation.cpp

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -666,8 +666,7 @@ Error Instrumentation::runOnFunctions(BinaryContext &BC) {
666666
auto IsLEA = [&BC](const MCInst &Inst) { return BC.MIB->isLEA64r(Inst); };
667667
const auto LEA = std::find_if(
668668
std::next(llvm::find_if(reverse(BB), IsLEA)), BB.rend(), IsLEA);
669-
LEA->getOperand(4).setExpr(
670-
MCSymbolRefExpr::create(Target, MCSymbolRefExpr::VK_None, *BC.Ctx));
669+
LEA->getOperand(4).setExpr(MCSymbolRefExpr::create(Target, *BC.Ctx));
671670
} else {
672671
BC.errs() << "BOLT-WARNING: ___GLOBAL_init_65535 not found\n";
673672
}

bolt/lib/Target/AArch64/AArch64MCPlusBuilder.cpp

Lines changed: 6 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -1206,8 +1206,7 @@ class AArch64MCPlusBuilder : public MCPlusBuilder {
12061206
OI = Inst.begin() + 2;
12071207
}
12081208

1209-
*OI = MCOperand::createExpr(
1210-
MCSymbolRefExpr::create(TBB, MCSymbolRefExpr::VK_None, *Ctx));
1209+
*OI = MCOperand::createExpr(MCSymbolRefExpr::create(TBB, *Ctx));
12111210
}
12121211

12131212
/// Matches indirect branch patterns in AArch64 related to a jump table (JT),
@@ -1633,8 +1632,7 @@ class AArch64MCPlusBuilder : public MCPlusBuilder {
16331632
.addImm(0));
16341633
Code.emplace_back(MCInstBuilder(AArch64::Bcc)
16351634
.addImm(AArch64CC::EQ)
1636-
.addExpr(MCSymbolRefExpr::create(
1637-
Target, MCSymbolRefExpr::VK_None, *Ctx)));
1635+
.addExpr(MCSymbolRefExpr::create(Target, *Ctx)));
16381636
return Code;
16391637
}
16401638

@@ -1656,8 +1654,7 @@ class AArch64MCPlusBuilder : public MCPlusBuilder {
16561654
.addImm(0));
16571655
Code.emplace_back(MCInstBuilder(AArch64::Bcc)
16581656
.addImm(AArch64CC::NE)
1659-
.addExpr(MCSymbolRefExpr::create(
1660-
Target, MCSymbolRefExpr::VK_None, *Ctx)));
1657+
.addExpr(MCSymbolRefExpr::create(Target, *Ctx)));
16611658
return Code;
16621659
}
16631660

@@ -1957,8 +1954,7 @@ class AArch64MCPlusBuilder : public MCPlusBuilder {
19571954
Inst.setOpcode(IsTailCall ? AArch64::B : AArch64::BL);
19581955
Inst.clear();
19591956
Inst.addOperand(MCOperand::createExpr(getTargetExprFor(
1960-
Inst, MCSymbolRefExpr::create(Target, MCSymbolRefExpr::VK_None, *Ctx),
1961-
*Ctx, 0)));
1957+
Inst, MCSymbolRefExpr::create(Target, *Ctx), *Ctx, 0)));
19621958
if (IsTailCall)
19631959
convertJmpToTailCall(Inst);
19641960
}
@@ -2228,9 +2224,8 @@ class AArch64MCPlusBuilder : public MCPlusBuilder {
22282224
MCContext *Ctx) const override {
22292225
Inst.setOpcode(AArch64::B);
22302226
Inst.clear();
2231-
Inst.addOperand(MCOperand::createExpr(getTargetExprFor(
2232-
Inst, MCSymbolRefExpr::create(TBB, MCSymbolRefExpr::VK_None, *Ctx),
2233-
*Ctx, 0)));
2227+
Inst.addOperand(MCOperand::createExpr(
2228+
getTargetExprFor(Inst, MCSymbolRefExpr::create(TBB, *Ctx), *Ctx, 0)));
22342229
}
22352230

22362231
bool shouldRecordCodeRelocation(uint32_t RelType) const override {

bolt/lib/Target/RISCV/RISCVMCPlusBuilder.cpp

Lines changed: 7 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -171,8 +171,8 @@ class RISCVMCPlusBuilder : public MCPlusBuilder {
171171
(void)Result;
172172
assert(Result && "unimplemented branch");
173173

174-
Inst.getOperand(SymOpIndex) = MCOperand::createExpr(
175-
MCSymbolRefExpr::create(TBB, MCSymbolRefExpr::VK_None, *Ctx));
174+
Inst.getOperand(SymOpIndex) =
175+
MCOperand::createExpr(MCSymbolRefExpr::create(TBB, *Ctx));
176176
}
177177

178178
IndirectBranchType analyzeIndirectBranch(
@@ -233,8 +233,7 @@ class RISCVMCPlusBuilder : public MCPlusBuilder {
233233
Inst.setOpcode(RISCV::JAL);
234234
Inst.clear();
235235
Inst.addOperand(MCOperand::createReg(RISCV::X0));
236-
Inst.addOperand(MCOperand::createExpr(
237-
MCSymbolRefExpr::create(TBB, MCSymbolRefExpr::VK_None, *Ctx)));
236+
Inst.addOperand(MCOperand::createExpr(MCSymbolRefExpr::create(TBB, *Ctx)));
238237
}
239238

240239
StringRef getTrapFillValue() const override {
@@ -246,8 +245,7 @@ class RISCVMCPlusBuilder : public MCPlusBuilder {
246245
Inst.setOpcode(Opcode);
247246
Inst.clear();
248247
Inst.addOperand(MCOperand::createExpr(MCSpecifierExpr::create(
249-
MCSymbolRefExpr::create(Target, MCSymbolRefExpr::VK_None, *Ctx),
250-
ELF::R_RISCV_CALL_PLT, *Ctx)));
248+
MCSymbolRefExpr::create(Target, *Ctx), ELF::R_RISCV_CALL_PLT, *Ctx)));
251249
}
252250

253251
void createCall(MCInst &Inst, const MCSymbol *Target,
@@ -563,8 +561,7 @@ class RISCVMCPlusBuilder : public MCPlusBuilder {
563561
Insts.emplace_back(MCInstBuilder(RISCV::BEQ)
564562
.addReg(RegNo)
565563
.addReg(RegTmp)
566-
.addExpr(MCSymbolRefExpr::create(
567-
Target, MCSymbolRefExpr::VK_None, *Ctx)));
564+
.addExpr(MCSymbolRefExpr::create(Target, *Ctx)));
568565
return Insts;
569566
}
570567

@@ -663,14 +660,12 @@ class RISCVMCPlusBuilder : public MCPlusBuilder {
663660
if (IsTailCall) {
664661
Inst.addOperand(MCOperand::createReg(RISCV::X0));
665662
Inst.addOperand(MCOperand::createExpr(getTargetExprFor(
666-
Inst, MCSymbolRefExpr::create(Target, MCSymbolRefExpr::VK_None, *Ctx),
667-
*Ctx, 0)));
663+
Inst, MCSymbolRefExpr::create(Target, *Ctx), *Ctx, 0)));
668664
convertJmpToTailCall(Inst);
669665
} else {
670666
Inst.addOperand(MCOperand::createReg(RISCV::X1));
671667
Inst.addOperand(MCOperand::createExpr(getTargetExprFor(
672-
Inst, MCSymbolRefExpr::create(Target, MCSymbolRefExpr::VK_None, *Ctx),
673-
*Ctx, 0)));
668+
Inst, MCSymbolRefExpr::create(Target, *Ctx), *Ctx, 0)));
674669
}
675670
}
676671

bolt/lib/Target/X86/X86MCPlusBuilder.cpp

Lines changed: 42 additions & 46 deletions
Original file line numberDiff line numberDiff line change
@@ -72,9 +72,9 @@ static InstructionListType createIncMemory(const MCSymbol *Target,
7272
Insts.back().addOperand(MCOperand::createImm(1)); // ScaleAmt
7373
Insts.back().addOperand(MCOperand::createReg(X86::NoRegister)); // IndexReg
7474

75-
Insts.back().addOperand(MCOperand::createExpr(
76-
MCSymbolRefExpr::create(Target, MCSymbolRefExpr::VK_None,
77-
*Ctx))); // Displacement
75+
Insts.back().addOperand(
76+
MCOperand::createExpr(MCSymbolRefExpr::create(Target,
77+
*Ctx))); // Displacement
7878
Insts.back().addOperand(
7979
MCOperand::createReg(X86::NoRegister)); // AddrSegmentReg
8080
return Insts;
@@ -1625,9 +1625,8 @@ class X86MCPlusBuilder : public MCPlusBuilder {
16251625
Inst.insert(Inst.begin(),
16261626
MCOperand::createReg(X86::NoRegister)); // AddrSegmentReg
16271627
Inst.insert(Inst.begin(),
1628-
MCOperand::createExpr( // Displacement
1629-
MCSymbolRefExpr::create(TargetLocation,
1630-
MCSymbolRefExpr::VK_None, *Ctx)));
1628+
MCOperand::createExpr( // Displacement
1629+
MCSymbolRefExpr::create(TargetLocation, *Ctx)));
16311630
Inst.insert(Inst.begin(),
16321631
MCOperand::createReg(X86::NoRegister)); // IndexReg
16331632
Inst.insert(Inst.begin(),
@@ -2420,8 +2419,7 @@ class X86MCPlusBuilder : public MCPlusBuilder {
24202419
.addReg(RegNo)
24212420
.addImm(Imm));
24222421
Code.emplace_back(MCInstBuilder(X86::JCC_1)
2423-
.addExpr(MCSymbolRefExpr::create(
2424-
Target, MCSymbolRefExpr::VK_None, *Ctx))
2422+
.addExpr(MCSymbolRefExpr::create(Target, *Ctx))
24252423
.addImm(X86::COND_E));
24262424
return Code;
24272425
}
@@ -2432,8 +2430,7 @@ class X86MCPlusBuilder : public MCPlusBuilder {
24322430
InstructionListType Code;
24332431
Code.emplace_back(MCInstBuilder(X86::CMP64ri8).addReg(RegNo).addImm(Imm));
24342432
Code.emplace_back(MCInstBuilder(X86::JCC_1)
2435-
.addExpr(MCSymbolRefExpr::create(
2436-
Target, MCSymbolRefExpr::VK_None, *Ctx))
2433+
.addExpr(MCSymbolRefExpr::create(Target, *Ctx))
24372434
.addImm(X86::COND_NE));
24382435
return Code;
24392436
}
@@ -2738,24 +2735,23 @@ class X86MCPlusBuilder : public MCPlusBuilder {
27382735
Inst.clear();
27392736
Inst.setOpcode(X86::JMP_1);
27402737
Inst.clear();
2741-
Inst.addOperand(MCOperand::createExpr(
2742-
MCSymbolRefExpr::create(TBB, MCSymbolRefExpr::VK_None, *Ctx)));
2738+
Inst.addOperand(MCOperand::createExpr(MCSymbolRefExpr::create(TBB, *Ctx)));
27432739
}
27442740

27452741
void createLongUncondBranch(MCInst &Inst, const MCSymbol *Target,
27462742
MCContext *Ctx) const override {
27472743
Inst.setOpcode(X86::JMP_4);
27482744
Inst.clear();
2749-
Inst.addOperand(MCOperand::createExpr(
2750-
MCSymbolRefExpr::create(Target, MCSymbolRefExpr::VK_None, *Ctx)));
2745+
Inst.addOperand(
2746+
MCOperand::createExpr(MCSymbolRefExpr::create(Target, *Ctx)));
27512747
}
27522748

27532749
void createCall(MCInst &Inst, const MCSymbol *Target,
27542750
MCContext *Ctx) override {
27552751
Inst.setOpcode(X86::CALL64pcrel32);
27562752
Inst.clear();
2757-
Inst.addOperand(MCOperand::createExpr(
2758-
MCSymbolRefExpr::create(Target, MCSymbolRefExpr::VK_None, *Ctx)));
2753+
Inst.addOperand(
2754+
MCOperand::createExpr(MCSymbolRefExpr::create(Target, *Ctx)));
27592755
}
27602756

27612757
void createTailCall(MCInst &Inst, const MCSymbol *Target,
@@ -2779,17 +2775,17 @@ class X86MCPlusBuilder : public MCPlusBuilder {
27792775
MCContext *Ctx) const override {
27802776
Inst.setOpcode(X86::JCC_1);
27812777
Inst.clear();
2782-
Inst.addOperand(MCOperand::createExpr(
2783-
MCSymbolRefExpr::create(Target, MCSymbolRefExpr::VK_None, *Ctx)));
2778+
Inst.addOperand(
2779+
MCOperand::createExpr(MCSymbolRefExpr::create(Target, *Ctx)));
27842780
Inst.addOperand(MCOperand::createImm(CC));
27852781
}
27862782

27872783
void createLongCondBranch(MCInst &Inst, const MCSymbol *Target, unsigned CC,
27882784
MCContext *Ctx) const override {
27892785
Inst.setOpcode(X86::JCC_4);
27902786
Inst.clear();
2791-
Inst.addOperand(MCOperand::createExpr(
2792-
MCSymbolRefExpr::create(Target, MCSymbolRefExpr::VK_None, *Ctx)));
2787+
Inst.addOperand(
2788+
MCOperand::createExpr(MCSymbolRefExpr::create(Target, *Ctx)));
27932789
Inst.addOperand(MCOperand::createImm(CC));
27942790
}
27952791

@@ -2798,17 +2794,17 @@ class X86MCPlusBuilder : public MCPlusBuilder {
27982794
unsigned InvCC = getInvertedCondCode(getCondCode(Inst));
27992795
assert(InvCC != X86::COND_INVALID && "invalid branch instruction");
28002796
Inst.getOperand(Info->get(Inst.getOpcode()).NumOperands - 1).setImm(InvCC);
2801-
Inst.getOperand(0) = MCOperand::createExpr(
2802-
MCSymbolRefExpr::create(TBB, MCSymbolRefExpr::VK_None, *Ctx));
2797+
Inst.getOperand(0) =
2798+
MCOperand::createExpr(MCSymbolRefExpr::create(TBB, *Ctx));
28032799
}
28042800

28052801
bool replaceBranchCondition(MCInst &Inst, const MCSymbol *TBB, MCContext *Ctx,
28062802
unsigned CC) const override {
28072803
if (CC == X86::COND_INVALID)
28082804
return false;
28092805
Inst.getOperand(Info->get(Inst.getOpcode()).NumOperands - 1).setImm(CC);
2810-
Inst.getOperand(0) = MCOperand::createExpr(
2811-
MCSymbolRefExpr::create(TBB, MCSymbolRefExpr::VK_None, *Ctx));
2806+
Inst.getOperand(0) =
2807+
MCOperand::createExpr(MCSymbolRefExpr::create(TBB, *Ctx));
28122808
return true;
28132809
}
28142810

@@ -2846,8 +2842,8 @@ class X86MCPlusBuilder : public MCPlusBuilder {
28462842
MCContext *Ctx) const override {
28472843
assert((isCall(Inst) || isBranch(Inst)) && !isIndirectBranch(Inst) &&
28482844
"Invalid instruction");
2849-
Inst.getOperand(0) = MCOperand::createExpr(
2850-
MCSymbolRefExpr::create(TBB, MCSymbolRefExpr::VK_None, *Ctx));
2845+
Inst.getOperand(0) =
2846+
MCOperand::createExpr(MCSymbolRefExpr::create(TBB, *Ctx));
28512847
}
28522848

28532849
MCPhysReg getX86R11() const override { return X86::R11; }
@@ -2894,8 +2890,8 @@ class X86MCPlusBuilder : public MCPlusBuilder {
28942890
bool IsTailCall) override {
28952891
Inst.clear();
28962892
Inst.setOpcode(IsTailCall ? X86::JMP_4 : X86::CALL64pcrel32);
2897-
Inst.addOperand(MCOperand::createExpr(
2898-
MCSymbolRefExpr::create(Target, MCSymbolRefExpr::VK_None, *Ctx)));
2893+
Inst.addOperand(
2894+
MCOperand::createExpr(MCSymbolRefExpr::create(Target, *Ctx)));
28992895
if (IsTailCall)
29002896
setTailCall(Inst);
29012897
}
@@ -2905,8 +2901,8 @@ class X86MCPlusBuilder : public MCPlusBuilder {
29052901
Seq.clear();
29062902
MCInst Inst;
29072903
Inst.setOpcode(X86::JMP_1);
2908-
Inst.addOperand(MCOperand::createExpr(
2909-
MCSymbolRefExpr::create(Target, MCSymbolRefExpr::VK_None, *Ctx)));
2904+
Inst.addOperand(
2905+
MCOperand::createExpr(MCSymbolRefExpr::create(Target, *Ctx)));
29102906
if (IsTailCall)
29112907
setTailCall(Inst);
29122908
Seq.emplace_back(Inst);
@@ -3332,8 +3328,8 @@ class X86MCPlusBuilder : public MCPlusBuilder {
33323328
Target.addOperand(MCOperand::createReg(FuncAddrReg));
33333329
if (Targets[i].first) {
33343330
// Is this OK?
3335-
Target.addOperand(MCOperand::createExpr(MCSymbolRefExpr::create(
3336-
Targets[i].first, MCSymbolRefExpr::VK_None, *Ctx)));
3331+
Target.addOperand(MCOperand::createExpr(
3332+
MCSymbolRefExpr::create(Targets[i].first, *Ctx)));
33373333
} else {
33383334
const uint64_t Addr = Targets[i].second;
33393335
// Immediate address is out of sign extended 32 bit range.
@@ -3409,8 +3405,8 @@ class X86MCPlusBuilder : public MCPlusBuilder {
34093405
Je.clear();
34103406
Je.setOpcode(X86::JCC_1);
34113407
if (Targets[i].first)
3412-
Je.addOperand(MCOperand::createExpr(MCSymbolRefExpr::create(
3413-
Targets[i].first, MCSymbolRefExpr::VK_None, *Ctx)));
3408+
Je.addOperand(MCOperand::createExpr(
3409+
MCSymbolRefExpr::create(Targets[i].first, *Ctx)));
34143410
else
34153411
Je.addOperand(MCOperand::createImm(Targets[i].second));
34163412

@@ -3422,8 +3418,8 @@ class X86MCPlusBuilder : public MCPlusBuilder {
34223418
// Jump to next compare if target addresses don't match.
34233419
Jne.clear();
34243420
Jne.setOpcode(X86::JCC_1);
3425-
Jne.addOperand(MCOperand::createExpr(MCSymbolRefExpr::create(
3426-
NextTarget, MCSymbolRefExpr::VK_None, *Ctx)));
3421+
Jne.addOperand(
3422+
MCOperand::createExpr(MCSymbolRefExpr::create(NextTarget, *Ctx)));
34273423
Jne.addOperand(MCOperand::createImm(X86::COND_NE));
34283424

34293425
// Call specific target directly.
@@ -3442,8 +3438,8 @@ class X86MCPlusBuilder : public MCPlusBuilder {
34423438
CallOrJmp.setOpcode(IsTailCall ? X86::JMP_4 : X86::CALL64pcrel32);
34433439

34443440
if (Targets[i].first)
3445-
CallOrJmp.addOperand(MCOperand::createExpr(MCSymbolRefExpr::create(
3446-
Targets[i].first, MCSymbolRefExpr::VK_None, *Ctx)));
3441+
CallOrJmp.addOperand(MCOperand::createExpr(
3442+
MCSymbolRefExpr::create(Targets[i].first, *Ctx)));
34473443
else
34483444
CallOrJmp.addOperand(MCOperand::createImm(Targets[i].second));
34493445
}
@@ -3545,8 +3541,8 @@ class X86MCPlusBuilder : public MCPlusBuilder {
35453541

35463542
// Jump to target if indices match
35473543
JEInst.setOpcode(X86::JCC_1);
3548-
JEInst.addOperand(MCOperand::createExpr(MCSymbolRefExpr::create(
3549-
Targets[i].first, MCSymbolRefExpr::VK_None, *Ctx)));
3544+
JEInst.addOperand(MCOperand::createExpr(
3545+
MCSymbolRefExpr::create(Targets[i].first, *Ctx)));
35503546
JEInst.addOperand(MCOperand::createImm(X86::COND_E));
35513547
}
35523548

@@ -3571,9 +3567,9 @@ class X86MCPlusBuilder : public MCPlusBuilder {
35713567
Inst.addOperand(MCOperand::createReg(X86::RIP)); // BaseReg
35723568
Inst.addOperand(MCOperand::createImm(1)); // ScaleAmt
35733569
Inst.addOperand(MCOperand::createReg(X86::NoRegister)); // IndexReg
3574-
Inst.addOperand(MCOperand::createExpr(
3575-
MCSymbolRefExpr::create(Src, MCSymbolRefExpr::VK_None,
3576-
*Ctx))); // Displacement
3570+
Inst.addOperand(
3571+
MCOperand::createExpr(MCSymbolRefExpr::create(Src,
3572+
*Ctx))); // Displacement
35773573
Inst.addOperand(MCOperand::createReg(X86::NoRegister)); // AddrSegmentReg
35783574
}
35793575

@@ -3585,9 +3581,9 @@ class X86MCPlusBuilder : public MCPlusBuilder {
35853581
Inst.addOperand(MCOperand::createReg(X86::RIP)); // BaseReg
35863582
Inst.addOperand(MCOperand::createImm(1)); // ScaleAmt
35873583
Inst.addOperand(MCOperand::createReg(X86::NoRegister)); // IndexReg
3588-
Inst.addOperand(MCOperand::createExpr(
3589-
MCSymbolRefExpr::create(Src, MCSymbolRefExpr::VK_None,
3590-
*Ctx))); // Displacement
3584+
Inst.addOperand(
3585+
MCOperand::createExpr(MCSymbolRefExpr::create(Src,
3586+
*Ctx))); // Displacement
35913587
Inst.addOperand(MCOperand::createReg(X86::NoRegister)); // AddrSegmentReg
35923588
}
35933589
};

0 commit comments

Comments
 (0)