Skip to content

Commit 333562e

Browse files
authored
[LoongArch] Avoid compilation warning. NFC (#123553)
Avoid `warning: enumerated mismatch in conditional expression: 'llvm::LoongArchISD::NodeType' vs 'llvm::ISD::NodeType'` while compiling `LoongArchISelLowering.cpp`.
1 parent d0c9e70 commit 333562e

File tree

1 file changed

+4
-5
lines changed

1 file changed

+4
-5
lines changed

llvm/lib/Target/LoongArch/LoongArchISelLowering.cpp

Lines changed: 4 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -468,11 +468,10 @@ SDValue LoongArchTargetLowering::lowerBITREVERSE(SDValue Op,
468468
for (unsigned int i = 0; i < NewEltNum; i++) {
469469
SDValue Op = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, MVT::i64, NewSrc,
470470
DAG.getConstant(i, DL, MVT::i64));
471-
SDValue RevOp = DAG.getNode((ResTy == MVT::v16i8 || ResTy == MVT::v32i8)
472-
? LoongArchISD::BITREV_8B
473-
: ISD::BITREVERSE,
474-
DL, MVT::i64, Op);
475-
Ops.push_back(RevOp);
471+
unsigned RevOp = (ResTy == MVT::v16i8 || ResTy == MVT::v32i8)
472+
? (unsigned)LoongArchISD::BITREV_8B
473+
: (unsigned)ISD::BITREVERSE;
474+
Ops.push_back(DAG.getNode(RevOp, DL, MVT::i64, Op));
476475
}
477476
SDValue Res =
478477
DAG.getNode(ISD::BITCAST, DL, ResTy, DAG.getBuildVector(NewVT, DL, Ops));

0 commit comments

Comments
 (0)