Skip to content

Commit 3337757

Browse files
committed
[CIR][NFS] Remove unnecessary constraints asserts in VecCmpOp
1 parent b88dfb0 commit 3337757

File tree

1 file changed

+0
-4
lines changed

1 file changed

+0
-4
lines changed

clang/lib/CIR/Lowering/DirectToLLVM/LowerToLLVM.cpp

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1836,10 +1836,6 @@ mlir::LogicalResult CIRToLLVMVecInsertOpLowering::matchAndRewrite(
18361836
mlir::LogicalResult CIRToLLVMVecCmpOpLowering::matchAndRewrite(
18371837
cir::VecCmpOp op, OpAdaptor adaptor,
18381838
mlir::ConversionPatternRewriter &rewriter) const {
1839-
assert(mlir::isa<cir::VectorType>(op.getType()) &&
1840-
mlir::isa<cir::VectorType>(op.getLhs().getType()) &&
1841-
mlir::isa<cir::VectorType>(op.getRhs().getType()) &&
1842-
"Vector compare with non-vector type");
18431839
mlir::Type elementType = elementTypeIfVector(op.getLhs().getType());
18441840
mlir::Value bitResult;
18451841
if (auto intType = mlir::dyn_cast<cir::IntType>(elementType)) {

0 commit comments

Comments
 (0)