Skip to content

Commit 33937f6

Browse files
committed
[BOLT] Fix the functions to avoid hiding overloaded virtual functions.
1 parent c536967 commit 33937f6

File tree

1 file changed

+6
-6
lines changed

1 file changed

+6
-6
lines changed

bolt/lib/Target/RISCV/RISCVMCPlusBuilder.cpp

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -555,7 +555,7 @@ class RISCVMCPlusBuilder : public MCPlusBuilder {
555555
.addReg(RegCnt);
556556
}
557557

558-
InstructionListType createCmpJE(MCPhysReg RegNo, MCPhysReg RegTmp,
558+
InstructionListType createRegCmpJE(MCPhysReg RegNo, MCPhysReg RegTmp,
559559
const MCSymbol *Target,
560560
MCContext *Ctx) const {
561561
InstructionListType Insts;
@@ -718,7 +718,7 @@ class RISCVMCPlusBuilder : public MCPlusBuilder {
718718
Insts.emplace_back();
719719
loadReg(Insts.back(), RISCV::X10, RISCV::X10, 0);
720720
InstructionListType cmpJmp =
721-
createCmpJE(RISCV::X10, RISCV::X11, IndCallHandler, Ctx);
721+
createRegCmpJE(RISCV::X10, RISCV::X11, IndCallHandler, Ctx);
722722
Insts.insert(Insts.end(), cmpJmp.begin(), cmpJmp.end());
723723
Insts.emplace_back();
724724
createStackPointerIncrement(Insts.back(), 16);
@@ -777,14 +777,14 @@ class RISCVMCPlusBuilder : public MCPlusBuilder {
777777
return createGetter(Ctx, "__bolt_instr_num_funcs");
778778
}
779779

780-
void convertIndirectCallToLoad(MCInst &Inst, MCPhysReg Reg,
781-
MCPhysReg ZeroReg) const {
780+
void convertIndirectCallToLoad(MCInst &Inst,
781+
MCPhysReg Reg) override {
782782
bool IsTailCall = isTailCall(Inst);
783783
if (IsTailCall)
784784
removeAnnotation(Inst, MCPlus::MCAnnotation::kTailCall);
785785
Inst.setOpcode(RISCV::ADD);
786786
Inst.insert(Inst.begin(), MCOperand::createReg(Reg));
787-
Inst.insert(Inst.begin() + 1, MCOperand::createReg(ZeroReg));
787+
Inst.insert(Inst.begin() + 1, MCOperand::createReg(RISCV::X0));
788788
return;
789789
}
790790

@@ -845,7 +845,7 @@ class RISCVMCPlusBuilder : public MCPlusBuilder {
845845
InstructionListType Insts;
846846
spillRegs(Insts, {RISCV::X10, RISCV::X11});
847847
Insts.emplace_back(CallInst);
848-
convertIndirectCallToLoad(Insts.back(), RISCV::X10, RISCV::X0);
848+
convertIndirectCallToLoad(Insts.back(), RISCV::X10);
849849
InstructionListType LoadImm = createLoadImmediate(RISCV::X11, CallSiteID);
850850
Insts.insert(Insts.end(), LoadImm.begin(), LoadImm.end());
851851
spillRegs(Insts, {RISCV::X10, RISCV::X11});

0 commit comments

Comments
 (0)