Skip to content

Commit 33de52f

Browse files
committed
Add function getAddToReg to the class SelectionDAG
2 parents bb1bf30 + 6606db9 commit 33de52f

File tree

2 files changed

+6
-3
lines changed

2 files changed

+6
-3
lines changed

llvm/include/llvm/CodeGen/SelectionDAG.h

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -853,6 +853,10 @@ class SelectionDAG {
853853
ArrayRef(Ops, Glue.getNode() ? 3 : 2));
854854
}
855855

856+
SDValue getAddToReg(const SDLoc &dl, Register Reg, EVT VT, SDValue Delta) {
857+
return getNode(ISD::ADD, dl, VT, getRegister(Reg, VT), Delta);
858+
}
859+
856860
LLVM_ABI SDValue getCondCode(ISD::CondCode Cond);
857861

858862
/// Return an ISD::VECTOR_SHUFFLE node. The number of elements in VT,

llvm/lib/Target/AArch64/AArch64ISelLowering.cpp

Lines changed: 2 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -29253,9 +29253,8 @@ SDValue AArch64TargetLowering::emitStackGuardMixCookie(SelectionDAG &DAG,
2925329253
const SDLoc &DL,
2925429254
bool FailureBB) const {
2925529255
if (FailureBB) {
29256-
return DAG.getNode(
29257-
ISD::ADD, DL, Val.getValueType(),
29258-
DAG.getRegister(getStackPointerRegisterToSaveRestore(), MVT::i64), Val);
29256+
return DAG.getAddToReg(DL, getStackPointerRegisterToSaveRestore(), MVT::i64,
29257+
Val);
2925929258
}
2926029259
return Val;
2926129260
}

0 commit comments

Comments
 (0)