@@ -18777,22 +18777,15 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
1877718777 Function *F = CGM.getIntrinsic(Intrin, { Src0->getType() });
1877818778 return Builder.CreateCall(F, { Src0, Builder.getFalse() });
1877918779 }
18780- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
1878118780 case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
1878218781 case AMDGPU::BI__builtin_amdgcn_global_atomic_fmax_f64:
1878318782 case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f64:
1878418783 case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmin_f64:
1878518784 case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmax_f64:
18786- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32:
18787- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
18785+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32: {
1878818786 Intrinsic::ID IID;
1878918787 llvm::Type *ArgTy = llvm::Type::getDoubleTy(getLLVMContext());
1879018788 switch (BuiltinID) {
18791- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
18792- ArgTy = llvm::FixedVectorType::get(
18793- llvm::Type::getHalfTy(getLLVMContext()), 2);
18794- IID = Intrinsic::amdgcn_global_atomic_fadd;
18795- break;
1879618789 case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
1879718790 IID = Intrinsic::amdgcn_global_atomic_fmin;
1879818791 break;
@@ -18812,11 +18805,6 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
1881218805 ArgTy = llvm::Type::getFloatTy(getLLVMContext());
1881318806 IID = Intrinsic::amdgcn_flat_atomic_fadd;
1881418807 break;
18815- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
18816- ArgTy = llvm::FixedVectorType::get(
18817- llvm::Type::getHalfTy(getLLVMContext()), 2);
18818- IID = Intrinsic::amdgcn_flat_atomic_fadd;
18819- break;
1882018808 }
1882118809 llvm::Value *Addr = EmitScalarExpr(E->getArg(0));
1882218810 llvm::Value *Val = EmitScalarExpr(E->getArg(1));
@@ -19217,7 +19205,9 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
1921719205 case AMDGPU::BI__builtin_amdgcn_ds_fminf:
1921819206 case AMDGPU::BI__builtin_amdgcn_ds_fmaxf:
1921919207 case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
19220- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64: {
19208+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19209+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19210+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
1922119211 llvm::AtomicRMWInst::BinOp BinOp;
1922219212 switch (BuiltinID) {
1922319213 case AMDGPU::BI__builtin_amdgcn_atomic_inc32:
@@ -19235,6 +19225,8 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
1923519225 case AMDGPU::BI__builtin_amdgcn_ds_atomic_fadd_v2bf16:
1923619226 case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
1923719227 case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19228+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19229+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
1923819230 BinOp = llvm::AtomicRMWInst::FAdd;
1923919231 break;
1924019232 case AMDGPU::BI__builtin_amdgcn_ds_fminf:
0 commit comments