Skip to content

Commit 37a80d4

Browse files
committed
Changed var name.
1 parent e3c767c commit 37a80d4

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

mlir/utils/generate-test-checks.py

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -159,7 +159,7 @@ def get_num_ssa_results(input_line):
159159

160160

161161
# Process a line of input that has been split at each SSA identifier '%'.
162-
def process_line(line_chunks, variable_namer, strict=False):
162+
def process_line(line_chunks, variable_namer, strict_name_re=False):
163163
output_line = ""
164164

165165
# Process the rest that contained an SSA value name.
@@ -180,7 +180,7 @@ def process_line(line_chunks, variable_namer, strict=False):
180180
else:
181181
# Otherwise, generate a new variable.
182182
variable = variable_namer.generate_name(ssa_name)
183-
if strict:
183+
if strict_name_re:
184184
# Use stricter regexp for the variable name, if requested.
185185
# Greedy matching may cause issues with the generic '.*'
186186
# regexp when the checks are split across several
@@ -397,7 +397,7 @@ def main():
397397
output_line += " " * len(ssa_split[0])
398398

399399
# Process the rest of the line.
400-
output_line += process_line([argument], variable_namer, strict=True)
400+
output_line += process_line([argument], variable_namer, strict_name_re=True)
401401

402402
# Append the output line.
403403
output_segments[-1].append(output_line)

0 commit comments

Comments
 (0)