Skip to content

Commit 392a01f

Browse files
committed
fix docs
Signed-off-by: dchigarev <[email protected]>
1 parent a6ea6f3 commit 392a01f

File tree

1 file changed

+10
-10
lines changed

1 file changed

+10
-10
lines changed

mlir/include/mlir/Dialect/XeGPU/IR/XeGPUOps.td

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -262,9 +262,9 @@ def XeGPU_PrefetchNdOp : XeGPU_Op<"prefetch_nd", []> {
262262
```
263263

264264
The operation may take optional offsets for the tensor descriptor.
265-
The number of offsets must be greater or equal to the rank of the tensor descriptor
266-
and less than the rank of the source memref. The offsets are applied to the innermost
267-
dimension of the source memref.
265+
The number of offsets must be greater than or equal to the rank of the tensor
266+
descriptor and less than or equal to the rank of the source memref.
267+
The offsets are applied to the innermost dimensions of the source memref.
268268

269269
Examples:
270270
```mlir
@@ -274,7 +274,7 @@ def XeGPU_PrefetchNdOp : XeGPU_Op<"prefetch_nd", []> {
274274
// memref[0, %off0, %off1, %off2]
275275
xegpu.prefetch_nd %tdesc[%off0, %off1, %off2] : !xegpu.tensor_desc<8x16xf16>
276276
// memref[%off0, %off1, %off2, %off3]
277-
xegpu.prefetch_nd %tdesc[%off0, %off1, %off2] : !xegpu.tensor_desc<8x16xf16>
277+
xegpu.prefetch_nd %tdesc[%off0, %off1, %off2, %off3] : !xegpu.tensor_desc<8x16xf16>
278278
```
279279
}];
280280

@@ -366,9 +366,9 @@ def XeGPU_LoadNdOp : XeGPU_Op<"load_nd", [
366366
```
367367

368368
The operation may take optional offsets for the tensor descriptor.
369-
The number of offsets must be greater or equal to the rank of the tensor descriptor
370-
and less than the rank of the source memref. The offsets are applied to the innermost
371-
dimension of the source memref.
369+
The number of offsets must be greater than or equal to the rank of the tensor
370+
descriptor and less than or equal to the rank of the source memref.
371+
The offsets are applied to the innermost dimensions of the source memref.
372372

373373
Examples:
374374
```mlir
@@ -476,9 +476,9 @@ def XeGPU_StoreNdOp : XeGPU_Op<"store_nd", [
476476
```
477477

478478
The operation may take optional offsets for the tensor descriptor.
479-
The number of offsets must be greater or equal to the rank of the tensor descriptor
480-
and less than the rank of the source memref. The offsets are applied to the innermost
481-
dimension of the source memref.
479+
The number of offsets must be greater than or equal to the rank of the tensor
480+
descriptor and less than or equal to the rank of the source memref.
481+
The offsets are applied to the innermost dimensions of the source memref.
482482

483483
Examples:
484484
```mlir

0 commit comments

Comments
 (0)