Skip to content

Commit 3a59255

Browse files
committed
[RISCV] Add a TODO comment
1 parent 1868507 commit 3a59255

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -17399,7 +17399,7 @@ static SDValue combineSHL(SDNode *N, TargetLowering::DAGCombinerInfo &DCI,
1739917399
switch (N->getOpcode()) {
1740017400
case ISD::SHL:
1740117401
if (!VT.isScalableVector())
17402-
return SDValue();
17402+
return SDValue(); // TODO: handle fixed length vectors
1740317403
Passthru = DAG.getUNDEF(VT);
1740417404
std::tie(Mask, VL) =
1740517405
getDefaultScalableVLOps(VT.getSimpleVT(), DL, DAG, Subtarget);

0 commit comments

Comments
 (0)