We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9f215be commit 3b1f464Copy full SHA for 3b1f464
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
@@ -19895,8 +19895,8 @@ bool RISCVTargetLowering::isDesirableToCommuteWithShift(
19895
19896
bool RISCVTargetLowering::isDesirableToHoistLogicOpWithExt(
19897
const SDNode *LogicOp, unsigned ExtOp) const {
19898
- if (NodeExtensionHelper::isSupportedRoot(LogicOp, Subtarget) &&
19899
- (ExtOp == ISD::ZERO_EXTEND || ExtOp == ISD::SIGN_EXTEND))
+ if ((ExtOp == ISD::ZERO_EXTEND || ExtOp == ISD::SIGN_EXTEND) &&
+ NodeExtensionHelper::isSupportedRoot(LogicOp, Subtarget))
19900
return false;
19901
return true;
19902
}
0 commit comments