We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 28b6bb0 commit 3b8fa32Copy full SHA for 3b8fa32
llvm/lib/Target/RISCV/MCA/RISCVCustomBehaviour.cpp
@@ -121,7 +121,7 @@ RISCVInstrumentManager::createInstruments(const MCInst &Inst) {
121
if (Inst.getOpcode() == RISCV::VSETVLI ||
122
Inst.getOpcode() == RISCV::VSETIVLI) {
123
LDBG() << "RVCB: Found VSETVLI and creating instrument for it: " << Inst
124
- << "\n");
+ << "\n";
125
unsigned VTypeI = Inst.getOperand(2).getImm();
126
RISCVVType::VLMUL VLMUL = RISCVVType::getVLMUL(VTypeI);
127
0 commit comments