Skip to content

Commit 3cafa77

Browse files
committed
Address review comment
1 parent 019635b commit 3cafa77

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4853,7 +4853,7 @@ static SDValue getWideningInterleave(SDValue EvenV, SDValue OddV,
48534853
// issues because MIR does not have freeze.
48544854
if (EvenV.isUndef())
48554855
return getWideningSpread(OddV, 2, 1, DL, DAG);
4856-
else if (OddV.isUndef())
4856+
if (OddV.isUndef())
48574857
return getWideningSpread(EvenV, 2, 0, DL, DAG);
48584858

48594859
MVT VecVT = EvenV.getSimpleValueType();

0 commit comments

Comments
 (0)