Skip to content

Commit 3d6177c

Browse files
authored
[AMDGPU] Avoid setting op_sel_hi bits if there is matrix_b_scale. NFCI. (#154176)
This is NFCI now as there is no matrix_b_scale without matrix_b_reuse, but technically this condition shall be here.
1 parent e7c2c80 commit 3d6177c

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCCodeEmitter.cpp

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -389,6 +389,8 @@ void AMDGPUMCCodeEmitter::encodeInstruction(const MCInst &MI,
389389
Opcode == AMDGPU::V_ACCVGPR_WRITE_B32_vi) &&
390390
// Matrix B format operand reuses op_sel_hi.
391391
!AMDGPU::hasNamedOperand(Opcode, AMDGPU::OpName::matrix_b_fmt) &&
392+
// Matrix B scale operand reuses op_sel_hi.
393+
!AMDGPU::hasNamedOperand(Opcode, AMDGPU::OpName::matrix_b_scale) &&
392394
// Matrix B reuse operand reuses op_sel_hi.
393395
!AMDGPU::hasNamedOperand(Opcode, AMDGPU::OpName::matrix_b_reuse)) {
394396
Encoding |= getImplicitOpSelHiEncoding(Opcode);

0 commit comments

Comments
 (0)