Skip to content

Commit 4162a9b

Browse files
committed
[RISCV] Cleanup pass initialization.
Remove redundant initializations from pass constructors that were already being initialized by LLVMInitializeRISCVTarget().
1 parent efc32f5 commit 4162a9b

11 files changed

+12
-37
lines changed

llvm/lib/Target/RISCV/RISCVDeadRegisterDefinitions.cpp

Lines changed: 1 addition & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -28,10 +28,7 @@ class RISCVDeadRegisterDefinitions : public MachineFunctionPass {
2828
public:
2929
static char ID;
3030

31-
RISCVDeadRegisterDefinitions() : MachineFunctionPass(ID) {
32-
initializeRISCVDeadRegisterDefinitionsPass(
33-
*PassRegistry::getPassRegistry());
34-
}
31+
RISCVDeadRegisterDefinitions() : MachineFunctionPass(ID) {}
3532
bool runOnMachineFunction(MachineFunction &MF) override;
3633
void getAnalysisUsage(AnalysisUsage &AU) const override {
3734
AU.setPreservesCFG();

llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp

Lines changed: 2 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -34,9 +34,7 @@ class RISCVExpandPseudo : public MachineFunctionPass {
3434
const RISCVInstrInfo *TII;
3535
static char ID;
3636

37-
RISCVExpandPseudo() : MachineFunctionPass(ID) {
38-
initializeRISCVExpandPseudoPass(*PassRegistry::getPassRegistry());
39-
}
37+
RISCVExpandPseudo() : MachineFunctionPass(ID) {}
4038

4139
bool runOnMachineFunction(MachineFunction &MF) override;
4240

@@ -381,9 +379,7 @@ class RISCVPreRAExpandPseudo : public MachineFunctionPass {
381379
const RISCVInstrInfo *TII;
382380
static char ID;
383381

384-
RISCVPreRAExpandPseudo() : MachineFunctionPass(ID) {
385-
initializeRISCVPreRAExpandPseudoPass(*PassRegistry::getPassRegistry());
386-
}
382+
RISCVPreRAExpandPseudo() : MachineFunctionPass(ID) {}
387383

388384
bool runOnMachineFunction(MachineFunction &MF) override;
389385

llvm/lib/Target/RISCV/RISCVFoldMasks.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -36,9 +36,7 @@ class RISCVFoldMasks : public MachineFunctionPass {
3636
const TargetInstrInfo *TII;
3737
MachineRegisterInfo *MRI;
3838
const TargetRegisterInfo *TRI;
39-
RISCVFoldMasks() : MachineFunctionPass(ID) {
40-
initializeRISCVFoldMasksPass(*PassRegistry::getPassRegistry());
41-
}
39+
RISCVFoldMasks() : MachineFunctionPass(ID) {}
4240

4341
bool runOnMachineFunction(MachineFunction &MF) override;
4442
MachineFunctionProperties getRequiredProperties() const override {

llvm/lib/Target/RISCV/RISCVInsertReadWriteCSR.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -31,9 +31,7 @@ class RISCVInsertReadWriteCSR : public MachineFunctionPass {
3131
public:
3232
static char ID;
3333

34-
RISCVInsertReadWriteCSR() : MachineFunctionPass(ID) {
35-
initializeRISCVInsertReadWriteCSRPass(*PassRegistry::getPassRegistry());
36-
}
34+
RISCVInsertReadWriteCSR() : MachineFunctionPass(ID) {}
3735

3836
bool runOnMachineFunction(MachineFunction &MF) override;
3937

llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -742,9 +742,7 @@ class RISCVInsertVSETVLI : public MachineFunctionPass {
742742
public:
743743
static char ID;
744744

745-
RISCVInsertVSETVLI() : MachineFunctionPass(ID) {
746-
initializeRISCVInsertVSETVLIPass(*PassRegistry::getPassRegistry());
747-
}
745+
RISCVInsertVSETVLI() : MachineFunctionPass(ID) {}
748746
bool runOnMachineFunction(MachineFunction &MF) override;
749747

750748
void getAnalysisUsage(AnalysisUsage &AU) const override {

llvm/lib/Target/RISCV/RISCVInsertWriteVXRM.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -171,9 +171,7 @@ class RISCVInsertWriteVXRM : public MachineFunctionPass {
171171
public:
172172
static char ID;
173173

174-
RISCVInsertWriteVXRM() : MachineFunctionPass(ID) {
175-
initializeRISCVInsertWriteVXRMPass(*PassRegistry::getPassRegistry());
176-
}
174+
RISCVInsertWriteVXRM() : MachineFunctionPass(ID) {}
177175

178176
bool runOnMachineFunction(MachineFunction &MF) override;
179177

llvm/lib/Target/RISCV/RISCVMakeCompressible.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -84,9 +84,7 @@ struct RISCVMakeCompressibleOpt : public MachineFunctionPass {
8484

8585
bool runOnMachineFunction(MachineFunction &Fn) override;
8686

87-
RISCVMakeCompressibleOpt() : MachineFunctionPass(ID) {
88-
initializeRISCVMakeCompressibleOptPass(*PassRegistry::getPassRegistry());
89-
}
87+
RISCVMakeCompressibleOpt() : MachineFunctionPass(ID) {}
9088

9189
StringRef getPassName() const override { return RISCV_COMPRESS_INSTRS_NAME; }
9290
};

llvm/lib/Target/RISCV/RISCVMoveMerger.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -22,9 +22,7 @@ namespace {
2222
struct RISCVMoveMerge : public MachineFunctionPass {
2323
static char ID;
2424

25-
RISCVMoveMerge() : MachineFunctionPass(ID) {
26-
initializeRISCVMoveMergePass(*PassRegistry::getPassRegistry());
27-
}
25+
RISCVMoveMerge() : MachineFunctionPass(ID) {}
2826

2927
const RISCVInstrInfo *TII;
3028
const TargetRegisterInfo *TRI;

llvm/lib/Target/RISCV/RISCVOptWInstrs.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -53,9 +53,7 @@ class RISCVOptWInstrs : public MachineFunctionPass {
5353
public:
5454
static char ID;
5555

56-
RISCVOptWInstrs() : MachineFunctionPass(ID) {
57-
initializeRISCVOptWInstrsPass(*PassRegistry::getPassRegistry());
58-
}
56+
RISCVOptWInstrs() : MachineFunctionPass(ID) {}
5957

6058
bool runOnMachineFunction(MachineFunction &MF) override;
6159
bool removeSExtWInstrs(MachineFunction &MF, const RISCVInstrInfo &TII,

llvm/lib/Target/RISCV/RISCVPushPopOptimizer.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -22,9 +22,7 @@ namespace {
2222
struct RISCVPushPopOpt : public MachineFunctionPass {
2323
static char ID;
2424

25-
RISCVPushPopOpt() : MachineFunctionPass(ID) {
26-
initializeRISCVPushPopOptPass(*PassRegistry::getPassRegistry());
27-
}
25+
RISCVPushPopOpt() : MachineFunctionPass(ID) {}
2826

2927
const RISCVInstrInfo *TII;
3028
const TargetRegisterInfo *TRI;

0 commit comments

Comments
 (0)