@@ -2599,14 +2599,14 @@ static bool interp__builtin_elementwise_maxmin(InterpState &S, CodePtr OpPC,
2599
2599
}
2600
2600
2601
2601
static bool interp__builtin_ia32_pmadd (InterpState &S, CodePtr OpPC,
2602
- const CallExpr *Call,
2603
- unsigned BuiltinID) {
2602
+ const CallExpr *Call,
2603
+ unsigned BuiltinID) {
2604
2604
assert (Call->getArg (0 )->getType ()->isVectorType () &&
2605
2605
Call->getArg (1 )->getType ()->isVectorType ());
2606
2606
const Pointer &RHS = S.Stk .pop <Pointer>();
2607
2607
const Pointer &LHS = S.Stk .pop <Pointer>();
2608
2608
const Pointer &Dst = S.Stk .peek <Pointer>();
2609
-
2609
+
2610
2610
const auto *VT = Call->getArg (0 )->getType ()->castAs <VectorType>();
2611
2611
PrimType ElemT = *S.getContext ().classify (VT->getElementType ());
2612
2612
unsigned NumElems = VT->getNumElements ();
@@ -2623,11 +2623,11 @@ static bool interp__builtin_ia32_pmadd(InterpState &S, CodePtr OpPC,
2623
2623
APSInt RHS1;
2624
2624
INT_TYPE_SWITCH_NO_BOOL (ElemT, {
2625
2625
U_LHS0 = LHS.elem <T>(I).toAPSInt ();
2626
- U_LHS1 = LHS.elem <T>(I+ 1 ).toAPSInt ();
2626
+ U_LHS1 = LHS.elem <T>(I + 1 ).toAPSInt ();
2627
2627
LHS0 = LHS.elem <T>(I).toAPSInt ();
2628
- LHS1 = LHS.elem <T>(I+ 1 ).toAPSInt ();
2628
+ LHS1 = LHS.elem <T>(I + 1 ).toAPSInt ();
2629
2629
RHS0 = RHS.elem <T>(I).toAPSInt ();
2630
- RHS1 = RHS.elem <T>(I+ 1 ).toAPSInt ();
2630
+ RHS1 = RHS.elem <T>(I + 1 ).toAPSInt ();
2631
2631
});
2632
2632
2633
2633
APSInt Mul0;
@@ -3429,7 +3429,7 @@ bool InterpretBuiltin(InterpState &S, CodePtr OpPC, const CallExpr *Call,
3429
3429
case clang::X86::BI__builtin_ia32_pmaddubsw256:
3430
3430
case clang::X86::BI__builtin_ia32_pmaddubsw512:
3431
3431
return interp__builtin_ia32_pmadd (S, OpPC, Call, BuiltinID);
3432
-
3432
+
3433
3433
case clang::X86::BI__builtin_ia32_pmaddwd128:
3434
3434
case clang::X86::BI__builtin_ia32_pmaddwd256:
3435
3435
case clang::X86::BI__builtin_ia32_pmaddwd512:
0 commit comments