Skip to content

Commit 42e32d0

Browse files
committed
[RISCV] reduce usage of createGenericVirtualREgister
Signed-off-by: Luke Quinn <[email protected]>
1 parent c8b4155 commit 42e32d0

File tree

1 file changed

+3
-4
lines changed

1 file changed

+3
-4
lines changed

llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp

Lines changed: 3 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1341,15 +1341,14 @@ bool RISCVLegalizerInfo::legalizeCustom(
13411341
case TargetOpcode::G_SUB:
13421342
case TargetOpcode::G_ADD: {
13431343
Helper.Observer.changingInstr(MI);
1344-
Helper.widenScalarSrc(MI, LLT::scalar(64), 1, TargetOpcode::G_ANYEXT);
1345-
Helper.widenScalarSrc(MI, LLT::scalar(64), 2, TargetOpcode::G_ANYEXT);
1344+
Helper.widenScalarSrc(MI, sXLen, 1, TargetOpcode::G_ANYEXT);
1345+
Helper.widenScalarSrc(MI, sXLen, 2, TargetOpcode::G_ANYEXT);
13461346

13471347
Register DstALU = MRI.createGenericVirtualRegister(sXLen);
1348-
Register DstSext = MRI.createGenericVirtualRegister(sXLen);
13491348

13501349
MachineOperand &MO = MI.getOperand(0);
13511350
MIRBuilder.setInsertPt(MIRBuilder.getMBB(), ++MIRBuilder.getInsertPt());
1352-
MIRBuilder.buildSExtInReg(DstSext, DstALU, 32);
1351+
auto DstSext = MIRBuilder.buildSExtInReg(sXLen, DstALU, 32);
13531352

13541353
MIRBuilder.buildInstr(TargetOpcode::G_TRUNC, {MO}, {DstSext});
13551354
MO.setReg(DstALU);

0 commit comments

Comments
 (0)