We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent a800764 commit 44478baCopy full SHA for 44478ba
llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
@@ -779,7 +779,7 @@ MachineInstr *RISCVInstrInfo::foldMemoryOperandImpl(
779
if (RISCV::getRVVMCOpcode(MI.getOpcode()) == RISCV::VMV_X_S) {
780
unsigned Log2SEW =
781
MI.getOperand(RISCVII::getSEWOpNum(MI.getDesc())).getImm();
782
- if (STI.getXLen() < (1 << Log2SEW))
+ if (STI.getXLen() < (1U << Log2SEW))
783
return nullptr;
784
switch (Log2SEW) {
785
case 3:
0 commit comments