We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 2a87065 commit 44f5809Copy full SHA for 44f5809
llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp
@@ -895,6 +895,9 @@ bool RISCVRegisterInfo::getRegAllocationHints(
895
// Check if this register matches the even/odd requirement
896
bool IsOdd = (RegNum % 2 != 0);
897
898
+ // Skip unallocatable registers.
899
+ if (MRI->isReserved(PhysReg))
900
+ continue;
901
// Verify the pair register exists and is in the same register class
902
if ((WantOdd && IsOdd) || (!WantOdd && !IsOdd))
903
Hints.push_back(PhysReg);
0 commit comments