@@ -393,9 +393,7 @@ bool XtensaAsmParser::processInstruction(MCInst &Inst, SMLoc IDLoc,
393393 case Xtensa::L32R: {
394394 const MCSymbolRefExpr *OpExpr =
395395 static_cast <const MCSymbolRefExpr *>(Inst.getOperand (1 ).getExpr ());
396- XtensaMCExpr::Specifier Kind = XtensaMCExpr::VK_None;
397- const MCExpr *NewOpExpr = XtensaMCExpr::create (OpExpr, Kind, getContext ());
398- Inst.getOperand (1 ).setExpr (NewOpExpr);
396+ Inst.getOperand (1 ).setExpr (OpExpr);
399397 break ;
400398 }
401399 case Xtensa::MOVI: {
@@ -413,10 +411,8 @@ bool XtensaAsmParser::processInstruction(MCInst &Inst, SMLoc IDLoc,
413411 const MCExpr *Value = MCConstantExpr::create (ImmOp64, getContext ());
414412 MCSymbol *Sym = getContext ().createTempSymbol ();
415413 const MCExpr *Expr = MCSymbolRefExpr::create (Sym, getContext ());
416- const MCExpr *OpExpr =
417- XtensaMCExpr::create (Expr, XtensaMCExpr::VK_None, getContext ());
418414 TmpInst.addOperand (Inst.getOperand (0 ));
419- MCOperand Op1 = MCOperand::createExpr (OpExpr );
415+ MCOperand Op1 = MCOperand::createExpr (Expr );
420416 TmpInst.addOperand (Op1);
421417 TS.emitLiteral (Sym, Value, true , IDLoc);
422418 Inst = TmpInst;
@@ -428,10 +424,8 @@ bool XtensaAsmParser::processInstruction(MCInst &Inst, SMLoc IDLoc,
428424 const MCExpr *Value = Inst.getOperand (1 ).getExpr ();
429425 MCSymbol *Sym = getContext ().createTempSymbol ();
430426 const MCExpr *Expr = MCSymbolRefExpr::create (Sym, getContext ());
431- const MCExpr *OpExpr =
432- XtensaMCExpr::create (Expr, XtensaMCExpr::VK_None, getContext ());
433427 TmpInst.addOperand (Inst.getOperand (0 ));
434- MCOperand Op1 = MCOperand::createExpr (OpExpr );
428+ MCOperand Op1 = MCOperand::createExpr (Expr );
435429 TmpInst.addOperand (Op1);
436430 Inst = TmpInst;
437431 TS.emitLiteral (Sym, Value, true , IDLoc);
0 commit comments