We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b9357d2 commit 4eb4b55Copy full SHA for 4eb4b55
llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp
@@ -1782,8 +1782,10 @@ void RISCVInsertVSETVLI::coalesceVSETVLIs(MachineBasicBlock &MBB) const {
1782
for (MachineInstr &MI : make_early_inc_range(reverse(MBB))) {
1783
// TODO: Support XSfmm.
1784
if (RISCVII::hasTWidenOp(MI.getDesc().TSFlags) ||
1785
- RISCVInstrInfo::isXSfmmVectorConfigInstr(MI))
+ RISCVInstrInfo::isXSfmmVectorConfigInstr(MI)) {
1786
+ NextMI = nullptr;
1787
continue;
1788
+ }
1789
1790
if (!RISCVInstrInfo::isVectorConfigInstr(MI)) {
1791
Used.doUnion(getDemanded(MI, ST));
0 commit comments