We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 83c40b5 commit 501bd7aCopy full SHA for 501bd7a
mlir/test/Dialect/LLVMIR/rocdl.mlir
@@ -958,6 +958,27 @@ llvm.func @rocdl.s.wait.dscnt() {
958
llvm.return
959
}
960
961
+llvm.func @rocdl.s.wait.loadcnt() {
962
+ // CHECK-LABEL: rocdl.s.wait.loadcnt
963
+ // CHECK: rocdl.s.wait.loadcnt 0
964
+ rocdl.s.wait.loadcnt 0
965
+ llvm.return
966
+}
967
+
968
+llvm.func @rocdl.s.wait.storecnt() {
969
+ // CHECK-LABEL: rocdl.s.wait.storecnt
970
+ // CHECK: rocdl.s.wait.storecnt 0
971
+ rocdl.s.wait.storecnt 0
972
973
974
975
+llvm.func @rocdl.s.wait.expcnt() {
976
+ // CHECK-LABEL: rocdl.s.wait.expcnt
977
+ // CHECK: rocdl.s.wait.expcnt 0
978
+ rocdl.s.wait.expcnt 0
979
980
981
982
// -----
983
984
llvm.func @rocdl.readlane(%src : f32) -> f32 {
0 commit comments