@@ -1014,7 +1014,7 @@ void RISCVFrameLowering::emitPrologue(MachineFunction &MF,
10141014 PushCFIBuilder.buildDefCFAOffset (QCIInterruptPushAmount);
10151015 for (const CalleeSavedInfo &CS : getQCISavedInfo (MF, CSI))
10161016 PushCFIBuilder.buildOffset (CS.getReg (),
1017- MFI.getObjectOffset (CS.getFrameIdx ()));
1017+ MFI.getObjectOffset (CS.getFrameIdx ()));
10181018 }
10191019
10201020 if (RVFI->isPushable (MF) && PossiblePush != MBB.end () &&
@@ -2008,8 +2008,7 @@ bool RISCVFrameLowering::assignCalleeSavedSpillSlots(
20082008 }
20092009
20102010 if (RVFI->isPushable (MF)) {
2011- int64_t QCIOffset =
2012- RVFI->useQCIInterrupt (MF) ? QCIInterruptPushAmount : 0 ;
2011+ int64_t QCIOffset = RVFI->useQCIInterrupt (MF) ? QCIInterruptPushAmount : 0 ;
20132012 // Allocate a fixed object that covers the full push.
20142013 if (int64_t PushSize = RVFI->getRVPushStackSize ())
20152014 MFI.CreateFixedSpillStackObject (PushSize, -PushSize - QCIOffset);
@@ -2054,7 +2053,8 @@ bool RISCVFrameLowering::spillCalleeSavedRegisters(
20542053 unsigned PushedRegNum = RVFI->getRVPushRegs ();
20552054 if (PushedRegNum > 0 ) {
20562055 // Use encoded number to represent registers to spill.
2057- unsigned Opcode = getPushOpcode (RVFI->getPushPopKind (*MF), hasFP (*MF) && !RVFI->useQCIInterrupt (*MF));
2056+ unsigned Opcode = getPushOpcode (
2057+ RVFI->getPushPopKind (*MF), hasFP (*MF) && !RVFI->useQCIInterrupt (*MF));
20582058 unsigned RegEnc = RISCVZC::encodeRegListNumRegs (PushedRegNum);
20592059 MachineInstrBuilder PushBuilder =
20602060 BuildMI (MBB, MI, DL, TII.get (Opcode))
0 commit comments