Skip to content

Commit 58a8b72

Browse files
committed
Remove agnostic ZA handling
Change-Id: Id48a5e1cbf3f246165b41657372ff046b6ff0c84
1 parent a87dcab commit 58a8b72

File tree

1 file changed

+0
-9
lines changed

1 file changed

+0
-9
lines changed

llvm/lib/Target/AArch64/AArch64ISelLowering.cpp

Lines changed: 0 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -8298,15 +8298,6 @@ SDValue AArch64TargetLowering::LowerFormalArguments(
82988298
SDValue SVL = DAG.getNode(AArch64ISD::RDSVL, DL, MVT::i64,
82998299
DAG.getConstant(1, DL, MVT::i32));
83008300
Size = DAG.getNode(ISD::MUL, DL, MVT::i64, SVL, SVL);
8301-
} else if (Attrs.hasAgnosticZAInterface()) {
8302-
RTLIB::Libcall LC = RTLIB::SMEABI_SME_STATE_SIZE;
8303-
SDValue Callee = DAG.getExternalSymbol(
8304-
getLibcallName(LC), getPointerTy(DAG.getDataLayout()));
8305-
auto *RetTy = EVT(MVT::i64).getTypeForEVT(*DAG.getContext());
8306-
TargetLowering::CallLoweringInfo CLI(DAG);
8307-
CLI.setDebugLoc(DL).setChain(Chain).setLibCallee(
8308-
getLibcallCallingConv(LC), RetTy, Callee, {});
8309-
std::tie(Size, Chain) = LowerCallTo(CLI);
83108301
}
83118302
if (Size) {
83128303
SDValue Buffer = DAG.getNode(

0 commit comments

Comments
 (0)