Skip to content

Commit 59b8110

Browse files
committed
[VPlan] Simplify xor expression
1 parent be3ada7 commit 59b8110

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Transforms/Vectorize/VPlanUtils.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -92,8 +92,8 @@ inline VPIRFlags getFlagsFromIndDesc(const InductionDescriptor &ID) {
9292
// step differ, as this could sign-wrap over iterations.
9393
bool HasNSW = OBO->hasNoSignedWrap() && ID.getConstIntStartValue() &&
9494
ID.getConstIntStepValue() &&
95-
!(ID.getConstIntStartValue()->isNegative() ^
96-
ID.getConstIntStepValue()->isNegative());
95+
ID.getConstIntStartValue()->isNegative() ==
96+
ID.getConstIntStepValue()->isNegative();
9797
return VPIRFlags::WrapFlagsTy(OBO->hasNoUnsignedWrap(), HasNSW);
9898
}
9999

0 commit comments

Comments
 (0)