Skip to content

Commit 59c15a1

Browse files
committed
Fixups
1 parent 1f5bf11 commit 59c15a1

File tree

4 files changed

+8
-8
lines changed

4 files changed

+8
-8
lines changed

llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -203,7 +203,7 @@ namespace llvm {
203203
class Value2SUsMap;
204204

205205
/// Returns a (possibly null) pointer to the current BatchAAResults.
206-
BatchAAResults *CurrentAAForDep() const {
206+
BatchAAResults *getAAForDep() const {
207207
if (AAForDep.has_value())
208208
return &AAForDep.value();
209209
return nullptr;

llvm/include/llvm/CodeGen/SelectionDAGISel.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -83,7 +83,7 @@ class SelectionDAGISel {
8383
virtual ~SelectionDAGISel();
8484

8585
/// Returns a (possibly null) pointer to the current BatchAAResults.
86-
BatchAAResults *CurrentBatchAA() const {
86+
BatchAAResults *getBatchAA() const {
8787
if (BatchAA.has_value())
8888
return &BatchAA.value();
8989
return nullptr;

llvm/lib/CodeGen/ScheduleDAGInstrs.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -551,7 +551,7 @@ void ScheduleDAGInstrs::addVRegUseDeps(SUnit *SU, unsigned OperIdx) {
551551

552552
void ScheduleDAGInstrs::addChainDependency (SUnit *SUa, SUnit *SUb,
553553
unsigned Latency) {
554-
if (SUa->getInstr()->mayAlias(CurrentAAForDep(), *SUb->getInstr(), UseTBAA)) {
554+
if (SUa->getInstr()->mayAlias(getAAForDep(), *SUb->getInstr(), UseTBAA)) {
555555
SDep Dep(SUa, SDep::MayAliasMem);
556556
Dep.setLatency(Latency);
557557
SUb->addPred(Dep);

llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -581,7 +581,7 @@ bool SelectionDAGISel::runOnMachineFunction(MachineFunction &mf) {
581581

582582
ISEL_DUMP(dbgs() << "\n\n\n=== " << FuncName << '\n');
583583

584-
SDB->init(GFI, CurrentBatchAA(), AC, LibInfo);
584+
SDB->init(GFI, getBatchAA(), AC, LibInfo);
585585

586586
MF->setHasInlineAsm(false);
587587

@@ -955,7 +955,7 @@ void SelectionDAGISel::CodeGenAndEmitDAG() {
955955
{
956956
NamedRegionTimer T("combine1", "DAG Combining 1", GroupName,
957957
GroupDescription, TimePassesIsEnabled);
958-
CurDAG->Combine(BeforeLegalizeTypes, CurrentBatchAA(), OptLevel);
958+
CurDAG->Combine(BeforeLegalizeTypes, getBatchAA(), OptLevel);
959959
}
960960

961961
ISEL_DUMP(dbgs() << "\nOptimized lowered selection DAG: "
@@ -1001,7 +1001,7 @@ void SelectionDAGISel::CodeGenAndEmitDAG() {
10011001
{
10021002
NamedRegionTimer T("combine_lt", "DAG Combining after legalize types",
10031003
GroupName, GroupDescription, TimePassesIsEnabled);
1004-
CurDAG->Combine(AfterLegalizeTypes, CurrentBatchAA(), OptLevel);
1004+
CurDAG->Combine(AfterLegalizeTypes, getBatchAA(), OptLevel);
10051005
}
10061006

10071007
ISEL_DUMP(dbgs() << "\nOptimized type-legalized selection DAG: "
@@ -1055,7 +1055,7 @@ void SelectionDAGISel::CodeGenAndEmitDAG() {
10551055
{
10561056
NamedRegionTimer T("combine_lv", "DAG Combining after legalize vectors",
10571057
GroupName, GroupDescription, TimePassesIsEnabled);
1058-
CurDAG->Combine(AfterLegalizeVectorOps, CurrentBatchAA(), OptLevel);
1058+
CurDAG->Combine(AfterLegalizeVectorOps, getBatchAA(), OptLevel);
10591059
}
10601060

10611061
ISEL_DUMP(dbgs() << "\nOptimized vector-legalized selection DAG: "
@@ -1095,7 +1095,7 @@ void SelectionDAGISel::CodeGenAndEmitDAG() {
10951095
{
10961096
NamedRegionTimer T("combine2", "DAG Combining 2", GroupName,
10971097
GroupDescription, TimePassesIsEnabled);
1098-
CurDAG->Combine(AfterLegalizeDAG, CurrentBatchAA(), OptLevel);
1098+
CurDAG->Combine(AfterLegalizeDAG, getBatchAA(), OptLevel);
10991099
}
11001100

11011101
ISEL_DUMP(dbgs() << "\nOptimized legalized selection DAG: "

0 commit comments

Comments
 (0)