We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 5ffa3cb commit 59ec32dCopy full SHA for 59ec32d
llvm/test/CodeGen/RISCV/vector-tuple-zeroinitializer.ll
@@ -1,8 +1,8 @@
1
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
2
; RUN: llc -mtriple=riscv32 -mattr=+v \
3
-; RUN: -verify-machineinstrs | FileCheck %s --check-prefixes=CHECK
+; RUN: -verify-machineinstrs %s -o - | FileCheck %s --check-prefixes=CHECK
4
; RUN: llc -mtriple=riscv64 -mattr=+v \
5
6
7
define target("riscv.vector.tuple", <vscale x 16 x i8>, 2) @test_tuple_zero_power_of_2() {
8
; CHECK-LABEL: test_tuple_zero_power_of_2:
0 commit comments