Skip to content

Commit 5b93d4d

Browse files
committed
Fix newlines
1 parent 1f0af01 commit 5b93d4d

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

mlir/test/Dialect/LLVMIR/roundtrip.mlir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1001,4 +1001,4 @@ llvm.func @intrinsic_call_arg_attrs_bundles(%arg0: i32) -> i32 {
10011001
// CHECK: %{{.*}} = llvm.call_intrinsic "llvm.riscv.sha256sig0"({{.*}}) ["adazdazd"()] {constant} : (i32 {llvm.signext}) -> i32
10021002
%0 = llvm.call_intrinsic "llvm.riscv.sha256sig0"(%arg0) ["adazdazd"()] {constant} : (i32 {llvm.signext}) -> (i32)
10031003
llvm.return %0 : i32
1004-
}
1004+
}

mlir/test/Target/LLVMIR/Import/intrinsic-unregistered.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -76,4 +76,4 @@ define signext i32 @test_intrin_arg_attr(i32 signext %a) nounwind {
7676
; CHECK: llvm.call_intrinsic "llvm.riscv.sha256sig0"({{.*}}) : (i32 {llvm.signext}) -> i32
7777
%val = call i32 @llvm.riscv.sha256sig0(i32 signext %a)
7878
ret i32 %val
79-
}
79+
}

0 commit comments

Comments
 (0)