Skip to content

Commit 5e3ce76

Browse files
committed
Remove stray blank line
1 parent 3e3d9fc commit 5e3ce76

File tree

1 file changed

+0
-1
lines changed

1 file changed

+0
-1
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7477,7 +7477,6 @@ SDValue RISCVTargetLowering::lowerINIT_TRAMPOLINE(SDValue Op,
74777477
// Loads the current PC into t2.
74787478
MCInst AUIPC_X7_0_Inst =
74797479
MCInstBuilder(RISCV::AUIPC).addReg(RISCV::X7).addImm(0);
7480-
74817480
uint32_t AUIPC_X7_0 = GetEncoding(AUIPC_X7_0_Inst);
74827481
OutChains[0] =
74837482
DAG.getTruncStore(Root, dl, DAG.getConstant(AUIPC_X7_0, dl, MVT::i64),

0 commit comments

Comments
 (0)