Skip to content

Commit 5e8a0d6

Browse files
authored
[RISCV] Use reportFatalUsageError in a few places (#166218)
Makes it consistent with feedback given in the equivalent GISel code. #165876
1 parent 1621486 commit 5e8a0d6

File tree

1 file changed

+8
-8
lines changed

1 file changed

+8
-8
lines changed

llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp

Lines changed: 8 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -371,8 +371,8 @@ void RISCVDAGToDAGISel::selectVLXSEG(SDNode *Node, unsigned NF, bool IsMasked,
371371
RISCVVType::VLMUL IndexLMUL = RISCVTargetLowering::getLMUL(IndexVT);
372372
unsigned IndexLog2EEW = Log2_32(IndexVT.getScalarSizeInBits());
373373
if (IndexLog2EEW == 6 && !Subtarget->is64Bit()) {
374-
report_fatal_error("The V extension does not support EEW=64 for index "
375-
"values when XLEN=32");
374+
reportFatalUsageError("The V extension does not support EEW=64 for index "
375+
"values when XLEN=32");
376376
}
377377
const RISCV::VLXSEGPseudo *P = RISCV::getVLXSEGPseudo(
378378
NF, IsMasked, IsOrdered, IndexLog2EEW, static_cast<unsigned>(LMUL),
@@ -444,8 +444,8 @@ void RISCVDAGToDAGISel::selectVSXSEG(SDNode *Node, unsigned NF, bool IsMasked,
444444
RISCVVType::VLMUL IndexLMUL = RISCVTargetLowering::getLMUL(IndexVT);
445445
unsigned IndexLog2EEW = Log2_32(IndexVT.getScalarSizeInBits());
446446
if (IndexLog2EEW == 6 && !Subtarget->is64Bit()) {
447-
report_fatal_error("The V extension does not support EEW=64 for index "
448-
"values when XLEN=32");
447+
reportFatalUsageError("The V extension does not support EEW=64 for index "
448+
"values when XLEN=32");
449449
}
450450
const RISCV::VSXSEGPseudo *P = RISCV::getVSXSEGPseudo(
451451
NF, IsMasked, IsOrdered, IndexLog2EEW, static_cast<unsigned>(LMUL),
@@ -2223,8 +2223,8 @@ void RISCVDAGToDAGISel::Select(SDNode *Node) {
22232223
RISCVVType::VLMUL IndexLMUL = RISCVTargetLowering::getLMUL(IndexVT);
22242224
unsigned IndexLog2EEW = Log2_32(IndexVT.getScalarSizeInBits());
22252225
if (IndexLog2EEW == 6 && !Subtarget->is64Bit()) {
2226-
report_fatal_error("The V extension does not support EEW=64 for index "
2227-
"values when XLEN=32");
2226+
reportFatalUsageError("The V extension does not support EEW=64 for "
2227+
"index values when XLEN=32");
22282228
}
22292229
const RISCV::VLX_VSXPseudo *P = RISCV::getVLXPseudo(
22302230
IsMasked, IsOrdered, IndexLog2EEW, static_cast<unsigned>(LMUL),
@@ -2457,8 +2457,8 @@ void RISCVDAGToDAGISel::Select(SDNode *Node) {
24572457
RISCVVType::VLMUL IndexLMUL = RISCVTargetLowering::getLMUL(IndexVT);
24582458
unsigned IndexLog2EEW = Log2_32(IndexVT.getScalarSizeInBits());
24592459
if (IndexLog2EEW == 6 && !Subtarget->is64Bit()) {
2460-
report_fatal_error("The V extension does not support EEW=64 for index "
2461-
"values when XLEN=32");
2460+
reportFatalUsageError("The V extension does not support EEW=64 for "
2461+
"index values when XLEN=32");
24622462
}
24632463
const RISCV::VLX_VSXPseudo *P = RISCV::getVSXPseudo(
24642464
IsMasked, IsOrdered, IndexLog2EEW,

0 commit comments

Comments
 (0)