@@ -41,7 +41,6 @@ define <vscale x 1 x i32> @vmadd_vscale_no_chain(<vscale x 1 x i32> %m00, <vscal
4141; CHECK-NEXT: vmadd.vv v8, v9, v10
4242; CHECK-NEXT: ret
4343entry:
44- %vset = tail call i32 @llvm.experimental.get.vector.length.i64 (i64 8 , i32 1 , i1 true )
4544 %mul = mul nsw <vscale x 1 x i32 > %m00 , %m01
4645 %add = add <vscale x 1 x i32 > %mul , splat (i32 32 )
4746 ret <vscale x 1 x i32 > %add
@@ -71,7 +70,6 @@ define <vscale x 1 x i32> @vmadd_vscale(<vscale x 1 x i32> %m00, <vscale x 1 x i
7170; CHECK-NEXT: vmacc.vv v8, v11, v10
7271; CHECK-NEXT: ret
7372entry:
74- %vset = tail call i32 @llvm.experimental.get.vector.length.i64 (i64 8 , i32 1 , i1 true )
7573 %mul0 = mul nsw <vscale x 1 x i32 > %m00 , %m01
7674 %mul1 = mul nsw <vscale x 1 x i32 > %m10 , %m11
7775 %add0 = add <vscale x 1 x i32 > %mul0 , splat (i32 32 )
@@ -109,7 +107,6 @@ define <vscale x 1 x i32> @vmadd_vscale_long(<vscale x 1 x i32> %m00, <vscale x
109107; CHECK-NEXT: ret
110108 <vscale x 1 x i32 > %m20 , <vscale x 1 x i32 > %m21 , <vscale x 1 x i32 > %m30 , <vscale x 1 x i32 > %m31 ) {
111109entry:
112- %vset = tail call i32 @llvm.experimental.get.vector.length.i64 (i64 8 , i32 1 , i1 true )
113110 %mul0 = mul nsw <vscale x 1 x i32 > %m00 , %m01
114111 %mul1 = mul nsw <vscale x 1 x i32 > %m10 , %m11
115112 %mul2 = mul nsw <vscale x 1 x i32 > %m20 , %m21
0 commit comments