Skip to content

Commit 5f92287

Browse files
committed
see truncated
1 parent 1f155fc commit 5f92287

File tree

1 file changed

+1
-8
lines changed

1 file changed

+1
-8
lines changed

llvm/lib/Target/X86/X86ISelLowering.cpp

Lines changed: 1 addition & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -60201,15 +60201,8 @@ static SDValue combineVPMADD52LH(SDNode *N, SelectionDAG &DAG,
6020160201
if (HasC0 && !HasC1)
6020260202
return DAG.getNode(N->getOpcode(), DL, VT, Op1, Op0, Op2);
6020360203

60204-
// Only keep the low 52 bits of C1
60205-
if (HasC1 && C1.countLeadingZeros() < 12) {
60206-
C1.clearBits(52, 64);
60207-
SDValue LowC1 = DAG.getConstant(C1, DL, VT);
60208-
return DAG.getNode(N->getOpcode(), DL, VT, Op0, LowC1, Op2);
60209-
}
60210-
6021160204
// lo(X * 1) + Z --> lo(X) + Z iff X == lo(X)
60212-
if (AddLow && HasC1 && C1.isOne()) {
60205+
if (AddLow && HasC1 && C1.trunc(52).isOne()) {
6021360206
KnownBits KnownOp0 = DAG.computeKnownBits(Op0);
6021460207
if (KnownOp0.countMinLeadingZeros() >= 12)
6021560208
return DAG.getNode(ISD::ADD, DL, VT, Op0, Op2);

0 commit comments

Comments
 (0)